JEDEC Announces Publication of Serial Presence Detect Support and Module Labels Specifications to Support New Hybrid Memory (NVDIMM)
ARLINGTON, Va., USA – SEPTEMBER 10, 2019 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of document release 5 of the DDR4 Serial Presence Detect (SPD) Specification. With this release of the document, the revision level of all memory types increases to UDIMM (revision 1.2), RDIMM (revision 1.3), LRDIMM (revision 1.4) and NVDIMM (revision 1.2). In addition, JEDEC issues document release 1 of the DDR4 DIMM Labels Specification.
Among the changes in the released SPD and label documents are support for the DDR4 NVDIMM-H, a proposed memory module based on a combination of DRAM and NAND Flash that provides NAND Flash accessed as a block oriented device. Often targeted at data center computer systems, NVDIMM hybrid modules are the foundational hardware supporting the growing trend for persistent memory, which enhances data resilience and system performance.
“These new specifications enable end users to identify the capabilities of this new class of hybrid module, such as capacity, speed, and access time. The DIMM label allows this information to be read by eye or by 2D barcode scanners, and the SPD enhancements allow the system CPU to read the configuration data electronically at system configuration time,” said John Kelly, JEDEC President.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing nearly 300 member companies work together over 100 JEDEC technical committees and task groups to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- JEDEC Announces Publication of the SPD5118 Hub and Serial Presence Detect Device and the DDR5 SPD Contents Specifications
- JEDEC Announces Support for NVDIMM Hybrid Memory Modules
- JEDEC Announces Publication of Release 6 of the DDR3 Serial Presence Detect Standard
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- JEDEC Announces Annual Serial Presence Detect Enhancements
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |