Low-BoM, inductor-based buck switching regulator with high efficiency, full PWM mode
Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
Proven technology significantly reduces risk, time-to-market and overall cost
Belgium, September 26, 2019 – Sofics bvba (www.sofics.com), a leading semiconductor integrated circuit IP provider announced that it has expanded its TakeCharge® Electrostatic Discharge (ESD) and Analog I/O portfolio with solutions for TSMC’s N5 process technology. The cells enable high speed and high frequency interfaces.
Today many communication channels, be it wired, wireless or optical, work at very high frequencies. The main figure-of-merit for ESD protection for these cases is a low parasitic capacitance for a given ESD level. Both the junction as well as the metal capacitance needs to be taken into account. Sofics engineers have consistently delivered ESD protection with ultra-low capacitance for these interfaces.
“Our specialized interface protection solutions enable product reliability and manufacturing yield for the leading-edge applications in the world’s most advanced processes”, said Koen Verhaege, CEO of Sofics. “After releasing silicon proven solutions for 16nm, 12nm and 7nm processes, we now have pre-silicon solutions available on TSMC N5 process technology.”
“Whether it is 0.18um CMOS or 5nm FinFET does not really matter. Fabless companies will always benefit from a shorter timeline and a lower cost combined with the confidence of a working solution”.
TakeCharge cells as well as robust I/O solutions are readily available from Sofics. One can find more information about FinFET ESD and Analog I/O solutions from Sofics on the Website .
About Sofics
Sofics stands for “Solutions for ICs”. We are a foundry independent IP provider with a track record in on-chip robustness for ESD, EOS and EMC. Leveraging an extensive patent portfolio, more than 80 licensees and product proof in more than 50 processes, generates on average every day one new IC volume production release including Sofics IP.
|
Related News
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Analog Bits to Demonstrate Pinless PLL and Sensor IP's in TSMC N5 Process at TSMC 2022 North America Technology Symposium
- Cadence Accelerates Cloud Hyperscale Infrastructure with Third-Generation 112G-LR SerDes IP on TSMC's N5 Process
Breaking News
- JEDEC Updates Universal Flash Storage (UFS) and Supporting Memory Interface Standard
- Thalia brings AMALIA IP reuse platform to Israel
- MediaTek Adds MPEG-H Audio to its Pentonic Series of Smart TV Chips and Boosts TV 3.0 Access for Brazilian TV Sets
- Synopsys Posts Financial Results for Third Quarter Fiscal Year 2022
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
Most Popular
- Nordic Semiconductor announces its first Wi-Fi chip, the dual-band Wi-Fi 6 nRF7002
- New US EDA Software Ban May Affect China's Advanced IC Design, Says TrendForce
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- Truechip Announces First Customer Shipment of CXL 3 Verification IP and CXL Switch Model
- Siemens selected by Microsoft for Rapid Assured Microelectronics Prototypes (RAMP) Program
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |