English
Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
Proven technology significantly reduces risk, time-to-market and overall cost
Belgium, September 26, 2019 – Sofics bvba (www.sofics.com), a leading semiconductor integrated circuit IP provider announced that it has expanded its TakeCharge® Electrostatic Discharge (ESD) and Analog I/O portfolio with solutions for TSMC’s N5 process technology. The cells enable high speed and high frequency interfaces.
Today many communication channels, be it wired, wireless or optical, work at very high frequencies. The main figure-of-merit for ESD protection for these cases is a low parasitic capacitance for a given ESD level. Both the junction as well as the metal capacitance needs to be taken into account. Sofics engineers have consistently delivered ESD protection with ultra-low capacitance for these interfaces.
“Our specialized interface protection solutions enable product reliability and manufacturing yield for the leading-edge applications in the world’s most advanced processes”, said Koen Verhaege, CEO of Sofics. “After releasing silicon proven solutions for 16nm, 12nm and 7nm processes, we now have pre-silicon solutions available on TSMC N5 process technology.”
“Whether it is 0.18um CMOS or 5nm FinFET does not really matter. Fabless companies will always benefit from a shorter timeline and a lower cost combined with the confidence of a working solution”.
TakeCharge cells as well as robust I/O solutions are readily available from Sofics. One can find more information about FinFET ESD and Analog I/O solutions from Sofics on the Website .
About Sofics
Sofics stands for “Solutions for ICs”. We are a foundry independent IP provider with a track record in on-chip robustness for ESD, EOS and EMC. Leveraging an extensive patent portfolio, more than 80 licensees and product proof in more than 50 processes, generates on average every day one new IC volume production release including Sofics IP.
|
||||||
Related News
- Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Rambus India High-Speed I/O Design Team Achieves First Silicon Success; TSMC 90nm PCI Express* 2.5Gbps design fully characterized and compliant to specification
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Cadence Digital and Signoff Full Flow and Custom/Analog Tools Certified for TSMC N6 and N5/N5P Process Technologies
Breaking News
- Cadence Furthers Expansion in 5G RF Communications with Acquisition of Integrand
- Synopsys Completes Acquisition of Certain IP Assets from INVECAS
- UltraSoC collaborates with PDF Solutions to prevent in-life product failures using end-to-end analytics and advanced machine learning techniques
- Synopsys Launches New ARC Communications IP Subsystem for Wireless Narrowband IoT Designs
- Five Semiconductor Companies Hold 53% of Global Wafer Capacity
Most Popular
- Synopsys Completes Acquisition of Certain IP Assets from INVECAS
- Five Semiconductor Companies Hold 53% of Global Wafer Capacity
- Synopsys Launches New ARC Communications IP Subsystem for Wireless Narrowband IoT Designs
- Faraday's AIoT Platform ASIC Solution Escalates System Accomplishment
- Number of IC Manufacturers Using 300mm Wafers Less than Half Using 200mm Wafers
|
E-mail This Article | 
|
|
Printer-Friendly Page |