PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P
Hex Five Adds MultiZone Security Isolation with Micron's Authenta Flash
Enabling secure execution of multiple subsystems from storage to application processor.
REDWOOD SHORES, Calif., October 28, 2019 — Hex Five Security Inc. today announced the availability of MultiZone™ Security Trusted Execution Environment for Micron’s Authenta™-enabled flash technology.
Hex Five’s open standard technology provides software-defined hardware-enforced separation for multiple application domains, with full isolation of data, programs and peripherals. Contrary to traditional solutions, MultiZone™ Security requires no hypervisor software or hardware support for virtualization: open source libraries, third party binaries, and legacy code can be configured in minutes to achieve unprecedented levels of safety and security.
Authenta-enabled flash, with its integrated secure element function, can perform code and data integrity checks and cryptographic locking of memory regions. MultiZone™ Security firmware relies on this strong layer of trust and protection for secure boot and separation policies.
“Authenta- enabled flash brings forth a quick and safe way to integrate MultiZone™ Security into IoT and Automotive platforms where connectivity and consolidation requirements inexorably lead to an increased attack surface,” said Cesare Garlati, Founder of Hex Five Security, Inc.
“MultiZone Security isolates multiple workloads on the same application processors, complementing Micron Authenta flash technology’s ability to protect and harden firmware,” said Jeff Shiner, director for IoT Security Solutions for Micron’s Embedded Business Unit. “Together, they provide a strong foundation for embedded multitenant systems and delivery of edge device mobility services while tackling untrusted supply chain risks.”
MultiZone™ Security enabled by Authenta™ will be demonstrated to the general public at the Micron Authenta Workshop on November 5th, 2019 in San Jose, California – free registration at http://go.micron.com/TS-2019-11-04-Security-Summit_LP.html
About Hex Five Security, Inc.
Hex Five’s open standard technology provides software-defined hardware-enforced isolation for multiple application domains, with full control over data, programs, and peripherals. Contrary to traditional solutions, MultiZone™ Security requires no hypervisor software or hardware support for virtualization. Open source libraries, third party binaries and legacy code can be configured in minutes to achieve unprecedented levels of safety and security. For more information visit http://www.hex-five.com
|
Related News
- Hex Five Adds MultiZone Security to the AdaCore Software Ecosystem
- Hex Five adds MultiZone Security to the Andes RISC-V Cores on GOWIN FPGAs
- Hex Five Security Adds MultiZone Trusted Execution Environment to the SiFive Software Ecosystem
- Hex Five Announces MultiZone Security for Arm Cortex-M Series Processors
- Hex Five Announces General Availability of MultiZone Security for Linux - The First Commercial Enclave for RISC-V processors
Breaking News
- VeriSilicon Obtained Bluetooth 5.3 Certification for Its Complete Bluetooth Low Energy Solution
- UMC Reports Sales for May 2023
- Actions Technology Partners with PUFsecurity to Secure Wireless Bluetooth and IoT Applications
- Marquee Semiconductor Acquires Semikunn Technology Services, Expanding Design Services Portfolio
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
Most Popular
- Are Chiplets Enough to Save Moore's Law?
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Andes Technology Showcases Pioneering RISC-V CPU IP Solutions at RISC-V Summit Europe
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |