Credo Joins Open Compute Project (OCP) to Accelerate 400G and Beyond Connectivity Solutions for Hyperscale Datacenters and Telecom
November 20, 2019 -- Credo, a global innovation leader in Serializer-Deserializer (SerDes) technology which delivers high performance, low power connectivity solutions for 100G, 400G, and 800G port enabled networks, today announced its participation as a Community Member of the Open Compute Project (OCP). The OCP is an open consortium aiming to design and enable the delivery of the most efficient server, storage, and data center hardware for scalable computing.
Credo plays an integral role in accelerating the transition to 400G and beyond in high-speed data centers by developing new, scalable technologies that deliver performance, power and price while enabling the architectural freedom to transform network architecture. By joining with open initiatives like OCP, Credo believes the transition to revolutionary architectures, such as network disaggregation, can be realized.
“As disaggregated chassis begin to displace tradition big-iron switching and routing chassis, low power, highly flexible and routable 400G interconnect becomes a core component of the architecture,” said Don Barnetson, Sr. Director of Product at Credo. “OCP provides a platform to standardize and proliferate 400G disaggregated chassis configurations at hyperscalers around the world.”
Credo is also a member of the HiWire Consortium, announced in September 2019 with 25 other founding members, nearly half of whom are also amongst the OCP ranks. Working in harmony with other standards bodies, the HiWire Consortium is dedicated to the standardization and certification of a new interconnect cable category, Active Electrical Cables (AECs), enabling its broad support and wide industry adoption.
Credo began the development of AECs two years ago to address the obstacles that were slowing the transition to 400G, specifically the performance and physical limitations of copper (DACs) and the power, cost, and availability hurdles of active optical cables (AOCs). AECs integrate retimer and PAM4 to NRZ speedshifting functions with gearbox in-cable making them a lower power, affordable plug and play interconnect for 100G and 400G systems. The power, performance, and price of AECs are empowering system architects to rethink the design of next-generation data center configurations, deploy 400G disaggregated chassis and provide a clear path to 800G in the future.
Credo is a leading provider of high-performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high-performance computing markets. Credo’s advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next-generation platforms requiring single-lane 25G, 50G, and 100G connectivity for 100G, 200G, 400G, and 800G port enabled networks. Credo’s HiWire™ AEC (Active Electrical Cables) deliver plug and play 400G connectivity today that is more affordable than optical solutions and more reliable than copper. For more information, please visit www.credosemi.com.
Search Silicon IP
Credo Semiconductor Hot IP
- proteanTecs Joins the Open Compute Project (OCP), and Introduces First-Ever UCT Monitoring System for Field-Deployed Electronics
- AppliedMicro Contributes First ARM-Based Microserver Specification to Open Compute Project
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
- Efabless Joins CHIPS Alliance to Accelerate the Growth of the Open Source Chip Ecosystem
- Credo Demonstrates Robust 200G & 400G Connectivity Product Solutions at Computex 2018
- 2026 All-Time High in Store for Global 300mm Semiconductor Fab Capacity After 2023 Slowdown, SEMI Reports
- Designing MPUs/MCUs with Functional Safety
- Sensor Fusion Explores AI to Prep for ADAS, AV Designs
- MIPI A-PHY Specification Levels Up In-Vehicle Connectivity
- Bluetooth Dual Mode V5.3 RF Transceiver IP Cores in 22nm ULP is Available for Immediate Licensing for Smart Audio Chipsets
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- Verisity Announces Specman Elite Version 4
- BrainChip Begins Taking Orders of Akida AI Processor Development Kits
- Renesas to Acquire Panthronics to Extend Connectivity Portfolio with Near-Field Communication Technology
- SoftBank and EdgeCortix Partner to Jointly Realize Low-latency and Highly Energy-efficient 5G Wireless Accelerators
|E-mail This Article||Printer-Friendly Page|