English
MorethanIP's 10/100/1000 Ethernet MAC Version 3 now with register map and full statistics support
Karlsfeld January 20, 2003 - MorethanIP releases Version 3 of its proven 10/100/1000 Ethernet MAC solution which now has optional built-in processor interface with register map for configuration and statistics access as well as PHY management interface (MDIO). The Statistics module is designed to implement statistics typically used in SNMP managed networks and supports providing IEEE 802.3 and IETF RFC 2819 (RMON) and IETF RFC 2665 (MIB-II) packages.
|
||||||
Related News
- MorethanIP announces new 10/100/1000 Ethernet MAC-NET Core enabling Layer 3 Protocol acceleration for wire-speed TCP/IP implementations
- MorethanIP releases a new version of its 10/100/1000 Ethernet MAC Core featuring a configurable 8/32-Bit Client interface
- eASIC and MoreThanIP Partner to Deliver Tri-Mode (10/100/1000) Ethernet MAC Solutions for Nextreme Structured ASICs
- MorethanIP releases a new 10/100Mbps Ethernet MAC Core HW- and SW- compatible with MorethanIP 10/100/1000 MAC
- MorethanIP and Nine Ways Announce AMBA DMA Solution for MorethanIP 10/100, Geth, 10Geth MAC and Switch Ethernet Cores
Breaking News
- Codasip announces three new RISC‑V Application Processor Cores providing Multi-core and SIMD capability
- intoPIX delivers its new full stack of TICO-RAW solutions improving RAW image workflows and camera designs
- CFX announces commercial availability of anti-fuse OTP technology on Silterra I11L process
- Can IBM Ecosystem Advance AI Chip Performance 1000x?
- Synopsys and Samsung Foundry Collaborate to Deliver Fastest Design Closure and Signoff for Process Nodes Down to 3nm
Most Popular
- Xilinx Acquires Assets of Falcon Computing Solutions to Advance Software Programmability and Expand Developer Community
- BrainChip Confirms Completion of the Akida Production Design
- Mobiveil Announces Compute Express Link (CXL) 2.0 Design IP, Successful Completion of CXL 1.1 Validation with Intel's CXL Host Platform
- Can IBM Ecosystem Advance AI Chip Performance 1000x?
- PLDA Announces the Successful CXL Interoperability with pre-production Intel Xeon CPU, Code Named Sapphire Rapids
|
E-mail This Article | 
|
|
Printer-Friendly Page |