Synopsys Initiates $100 Million Accelerated Share Repurchase Agreement
MOUNTAIN VIEW, Calif., Feb. 27, 2020 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that it has entered into an accelerated share repurchase agreement (ASR) with JPMorgan Chase Bank, National Association to repurchase an aggregate of $100 million of Synopsys stock.
Under the terms of the ASR, Synopsys will receive an aggregate initial share delivery of approximately 563K shares, with the remainder, if any, to be settled on or before May 15, 2020, upon completion of the repurchases. The specific number of shares that Synopsys ultimately repurchases under the ASR will be based on the average of Synopsys' daily volume-weighted average share prices during the repurchase period, less a discount.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Initiates $100 Million Accelerated Share Repurchase Agreement
- Synopsys Initiates $100 Million Accelerated Share Repurchase Agreement
- Synopsys Initiates $100 Million Accelerated Share Repurchase Agreement
- Synopsys Initiates $300 Million Accelerated Share Repurchase Agreement
- Synopsys Initiates $300 Million Accelerated Share Repurchase Agreement
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |