HBM Flourishes, But HMC Lives
By Gary Hilson, EETimes (March 4, 2010)
TORONTO — At first glance, the rivalry between hybrid memory cube (HMC) and high bandwidth memory (HBM) mirrors the battle between Beta and VHS. But there’s one clear difference: HMC isn’t dead.
HMC uses a vertical conduit called through-silicon via (TSV) that electrically connects a stack of individual chips to combine high-performance logic with DRAM die so that memory modules are structured like a cube instead of being placed flat on a motherboard. This architecture enables much higher performance than DDR technology with lower power consumption.
The technology development was being led by the Hybrid Memory Cube Consortium (HMCC) and included major memory makers, such as Micron, SK Hynix, and Samsung, as well as other developer members, such as Altera, Arm, IBM, Microsoft, Open-Silicon, and Xilinx. But although some vendors incorporated HMC technology into their products and architectures, such as Intel, Altera, and Xilinx, it has not really taken off in the same way that HBM has, and the HMC specification never did follow through with a version 3.0. It has been adopted for some advanced, high performance computing and data science applications, too, including the Square Kilometer Array (SKA) program and in HPC solutions from companies such as Fujitsu.
E-mail This Article | Printer-Friendly Page |
Related News
- Global Top 10 Foundries' Total Revenue Grew by 6% QoQ for 3Q22, but Foundry Industry's Revenue Performance Will Enter Correction Period in 4Q22, Says TrendForce
- Global Semiconductor Sales Increase 7.3% Year-to-Year in July, but Growth Slows
- JEDEC Publishes HBM3 Update to High Bandwidth Memory (HBM) Standard
- AI expands HBM footprint
- SmartDV Provides Broad Portfolio of Memory Modeling, Design and Verification Solutions
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India