Data Demands Drive Co-Packaged Silicon and Optics for Switch Fabrics
By Nitin Dahad, EETimes
March 12, 2020
When we talk about having billions of connected devices, that also means massive growth in data, as well as data centers with increased performance and network bandwidth to process that data. Modern data center switches rely on pluggable optics installed in the switch faceplate that are connected to switch serializer/deserializer (SerDes) ports using an electrical trace.
But as data center switch bandwidth grows to meet demand, connecting the SerDes to pluggable optics electrically will become more complex and require more power. This is likely to present bandwidth scalability challenges in terms of density, cost, and power; challenges that require tighter integration of optics and networking silicon.
E-mail This Article | Printer-Friendly Page |
Related News
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- Innovium Adopts the Cadence Innovus Implementation System for Its Highly Scalable Switch Silicon Family for Data Centers
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Samsung Collaborates With Arm To Drive Research in Software for Next-Generation Communication Technologies
- Alphawave Semi Spearheads Chiplet-Based Custom Silicon for Generative AI and Data Center Workloads with Successful 3nm Tapeouts of HBM3 and UCIe IP
Breaking News
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
- SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Synopsys Responds to the European Commission Approving its Proposed Acquisition of Ansys in Phase 1