CXL Consortium and Gen-Z Consortium Announce MOU Agreement
Creating a framework for collaboration between two leading industry standards
BEAVERTON, Ore.-- April 02, 2020 --The Compute Express Link™ (CXL) Consortium and Gen-Z Consortium today announced their execution of a Memorandum of Understanding (MOU), describing a mutual plan for collaboration between the two organizations. The agreement shows the commitment each organization is making to promote interoperability between the technologies, while leveraging and further developing complementary capabilities of each technology.
“CXL technology and Gen-Z are gearing up to make big strides across the device connectivity ecosystem. Each technology brings different yet complementary interconnect capabilities required for high-speed communications,” said Jim Pappas, board chair, CXL Consortium. “We are looking forward to collaborating with the Gen-Z Consortium to enable great innovations for the Cloud and IT world.”
The MOU outlines the formation of common workgroups between both organizations to provide clear cooperation, defining bridging between the protocols while leveraging the strengths of both technologies.
CXL and Gen-Z are both memory semantic protocols (read/write) that enable high speed connectivity to processors, accelerators and memory expansion, resulting in unique architectural opportunities and benefits for implementers. These technologies make possible the low latency sharing of memory and storage resource pools among processing elements like CPUs, GPUs, AI Accelerators or FPGAs. CXL focuses on enabling coherent node-level computing, whereas Gen-Z focuses on fabric connectivity at the rack and row level.
“CXL and Gen-Z technologies work very well together, and this agreement facilitates collaboration between our organizations that will ultimately benefit the entire industry,” said Gen-Z Consortium President Kurtis Bowman. “We are excited for this new development toward advancing next-generation architectures.”
To participate in the common workgroups, a company must simultaneously be a Promoter or Contributor Member of the CXL Consortium, and a General or Associate Member of the Gen-Z Consortium. To join the CXL Consortium, visit www.computeexpresslink.org/join. Likewise, to join the Gen-Z Consortium, visit www.genzconsortium.org.
About the CXL Consortium™
The CXL Consortium is an industry standards body dedicated to advancing Compute Express Link™ (CXL) technology. CXL is a high-speed interconnect offering coherency and memory semantics using high-bandwidth, low-latency connectivity between the host processor and devices such as accelerators, memory buffers, and smart I/O devices. For more information or to join, visit www.computeexpresslink.org.
About the Gen-Z Consortium
Founded in 2017, the Gen-Z Consortium is an industry organization developing an open-systems fabric-based architecture designed to provide high-speed, low-latency, secure access to data and devices. The Gen-Z Consortium recently showcased live demonstrations of remote memory attached across a Gen-Z link. The Consortium is nearly 70 members strong and has released 11 specifications to the public, including the Core Specification 1.1. For more information or to join, visit www.genzconsortium.org.
Search Silicon IP
- OpenFabrics Alliance (OFA) and Gen-Z Consortium Announce MoU Agreement
- CXL™ Consortium and JEDEC® Sign MOU Agreement to Advance DRAM and Persistent Memory Technology
- CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- PLDA Announce Complete Support for CXL and Gen-Z protocols
- Synopsys.ai Unveiled as Industry's First Full-Stack, AI-Driven EDA Suite for Chipmakers
- Veriest Solutions Promotes Dusica Glisic to Vice President of Frontend Engineering
- Report: Arm proposes change to IP royalty model
- Networking Chip Startup Enfabrica Emerges from Stealth Mode to Solve Scalability and Price-Performance Challenges for AI Growth in Cloud
- Tachyum To Use UCIe Interconnect Standards In Prodigy 2
- 2026 All-Time High in Store for Global 300mm Semiconductor Fab Capacity After 2023 Slowdown, SEMI Reports
- Designing MPUs/MCUs with Functional Safety
- MIPI A-PHY Specification Levels Up In-Vehicle Connectivity
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
- Alphawave Semi Opens Pune Office, Continues Expansion into India
|E-mail This Article||Printer-Friendly Page|