RISC-V-based AI IP development for enhanced training and inference
25 Gigabit Ethernet Consortium Rebrands to Ethernet Technology Consortium; Announces 800 Gigabit Ethernet (GbE) Specification
800 GbE Specification Developed to Meet Increasing Performance Demands of Data Center Networks
SANTA CLARA, Calif. – April 6, 2020 – The 25 Gigabit Ethernet Consortium, originally established to develop 25, 50 and 100 Gbps Ethernet specifications, announced today it has changed its name to the Ethernet Technology Consortium in order to reflect a new focus on higher-speed Ethernet technologies.
The goal of the consortium is to enhance the Ethernet specification to operate at new speeds by utilizing specifications that are developed or in development. This allows the organization to work alongside other industry groups and standards bodies to adapt Ethernet at a pace that aligns with the rapidly evolving needs of the industry. The ETC has more than 45 members with top-level promoter members that include Arista, Broadcom, Cisco, Dell, Google, Mellanox and Microsoft.
“Ethernet is evolving very quickly and as a group, we felt that having 25G in the name was too constraining for the scope of the consortium,” said Brad Booth, chair of the Ethernet Technology Consortium. “We wanted to open that up so that the industry could have an organization that could enhance Ethernet specifications for new and developing markets.”
Championing 800GbE
One of the first specifications to be championed by the newly named organization is the 800GBASE-R specification for 800 Gigabit Ethernet (GbE).
The 800 GbE specification introduces a new media access control (MAC) and Physical Coding Sublayer (PCS). It essentially re-purposes two sets of the existing 400GbE logic from the IEEE 802.3bs standard with a few modifications in order to distribute the data across eight 106 Gb/s physical lanes. As the PCS is reused, the standard RS(544, 514) forward error correction is retained, for simple compatibility with existing physical layer specifications.
“The intent with this work was to repurpose the standard 400GbE logic as much as possible to create an 800 GbE MAC and PCS specification with minimal overhead cost to users implementing multi-rate Ethernet ports.” said Rob Stone, technical working group chair of the Ethernet Technology Consortium. “The 800 GbE specification is an exciting first announcement under the consortium’s new name, reflecting the true capability of the organization. We are proud of the hard work of our member companies in completing this specification.”
Availability
The 800 GbE specification is now available. For more information, visit https://ethernettechnologyconsortium.org.
About the Ethernet Technology Consortium
The Ethernet TechnologyConsortium is an open organization of networking and data center industry leaders who are enabling the transmission of Ethernet frames between 25 Gbps and 800 Gbps. The consortium also promotes the standardization and improvement of the interfaces for applicable products. The consortium is open for membership to any organization willing to help facilitate industry adoption. To become a member, please visit https://ethernettechnologyconsortium.org.
|
Related News
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- 25 Gigabit Ethernet Consortium Members Validate Multi-Vendor Interoperability
- Atomic Rules Joins the 25 Gigabit Ethernet Consortium
- Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks
- Achronix Pushes the Boundaries of Networking with 400 GbE and PCIe Gen 5.0 for SmartNICs
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |