English
General Purpose Temperature Sensor - Globalfoundries 22nm FD-SOI
CXL Protocol Adds Capabilities over PCIe
By Gary Hilson, EETimes (May 18, 2020)
The Compute Express Link (CXL) protocol is rapidly gaining traction in data centers. It’s an alternate protocol that runs across the standard PCI Express (PCIe). CXL uses a flexible processor port that can auto-negotiate to either the standard PCIe transaction protocol or the alternative CXL transaction protocols. The first generation of the protocol aligns to 32 Gbps PCIe Gen5.
High-performance computational workloads are stressing systems in new ways. System designers are re-thinking their architectures in response. Some of those response include the increasing use of persistent memory, the adoption of purpose-built processors and accelerators, and new approaches to computational storage. Another is CXL.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
- Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Xilinx Adds Advanced Machine Learning Capabilities for Pro AV and Broadcast Platforms
Breaking News
- Synopsys ZeBu Server 4 Adopted by Xsight Labs for Intelligent Networking Switch Processor
- OpenPOWER Foundation announces LibreBMC, a POWER-based, fully open-source BMC
- TSMC April 2021 Revenue Report
- CEVA, Inc. Announces First Quarter 2021 Financial Results
- CEVA to Acquire Intrinsix Corp, Expanding its Offering to Include Full Turnkey IP Platforms
Most Popular
- PsiQuantum and GLOBALFOUNDRIES to Build the World's First Full-scale Quantum Computer
- CEVA's Bluetooth Dual Mode 5.2 Platform Achieves SIG Qualification, Expedites IC Design for TWS Earbuds and More
- Arm v9, the Next 10 Years
- Silterra Demonstrates Functional 0.13-Micron SRAM
- Q1 Global Semiconductor Sales Increase 3.6% Over Previous Quarter