English
Atmel PowerPC Based Multi-Chip Packages with Backside L2-Cache
GRENOBLE, France - February 3, 2003 . . . Atmel® Corporation (Nasdaq: ATML) today announced the availability of two PowerPC microprocessor-based Multi-Chip Modules (MCM's) designed to fit in high performance, high-reliability, space sensitive applications. These products provide the user significant space savings in addition to increased performance.
The PC755M8 features a PowerPC 755B microprocessor along with 1 MByte of backside level-two (L2)-cache memory. The PC7410M16 features a PowerPC 7410 microprocessor, including the AltiVec™, 128-bit wide, vector processing unit, along with 2 MByte of backside L2-cache memory.
Both products are available in both Industrial (-40 to +110 degree Celsius) and Military (-55 to +125 degree Celsius) temperature range. Standard package is a 255-ball Ceramic Ball Grid Array (CBGA) that significantly reduces the motherboard design complexity and eliminates high-speed memory signal wiring.
These products are the first result of a fruitful agreement between Atmel Corporation and White Electronic Designs Corporation (Nasdaq: WEDC) that allows the two companies to cooperatively design, manufacture and market PowerPC-based Multi-Chip Modules to the Extended Reliability, Aerospace and Military markets.
About Atmel
Founded in 1984, Atmel Corporation is headquartered in San Jose, California with manufacturing facilities in North America and Europe. Atmel designs, manufactures and markets worldwide, advanced logic, mixed-signal, nonvolatile memory and RF semiconductors. Atmel is also a leading provider of system-level integration semiconductor solutions using CMOS, BiCMOS, SiGe, and high-voltage BCDMOS process technologies.
© Atmel Corporation 2003. All rights reserved. Atmel, the Atmel logo and combinations thereof are registered trademarks, and others contained herein are trademarks, of Atmel Corporation. AltiVec is a trademark of Motorola,inc. Other terms and product names in this document may be the trademarks of others.
Information
For further information on Atmel's Hi-Rel MPU, go to http://www.atmel.com/atmel/acrobat/doc2164.pdf
|
||||||
Related News
- Inapac Technology and ProMOS to Collaborate On 256Mb Mobile DDR DRAM for System-in-Package / Multi-Chip Package Applications
- Performance-IP, CEVA Collaborate to Accelerate DSP System Performance
- Samsung Mass Producing Highly Efficient Embedded Multi-Chip Memory for Entry-level Smartphones
- ARM Makes Multi-Chip Debug Affordable In End Product
- Arteris Expands Automotive Solutions for Armv9 Architecture CPUs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
|
E-mail This Article | 
|
|
Printer-Friendly Page |