Multi Protocol Switch IP Core for Safe and Secure Ethernet Network
DARPA Looks to Automate Security for IC Design
By George Leopold, EETimes (May 27, 2020)
The latest in a series of Pentagon semiconductor initiatives seeks to embed security features into chip designs that would allow silicon architects to probe economics-versus-security tradeoffs while baking in security throughout device lifecycles.
The chip design effort represents continuing U.S. efforts to secure its electronics supply chain as semiconductors emerge as a choke point in what is shaping up as a technological Cold War with China.
DARPA announced two teams this week to ramp up its year-old Automatic Implementation of Secure Silicon (AISS) program led by Synopsys and Northrop Grumman. Both teams will develop Arm-based architectures that incorporate a “security engine” used to defend against attacks and reverse-engineering of chips. An upgradeable platform would provide the infrastructure that military planners say is needed to manage hardened chips throughout their lifecycles.
Related News
- Optima Launches New IC Security Verification Solution
- FortifyIQ Sets the Stage at the Design Automation Conference for Revolutionizing Chip Design with Pre-silicon Security Verification
- Thalia's AMALIA Technology Analyzer de-risks Analog IP reuse for major IP houses and IC manufacturers
- Rambus Joins DARPA Toolbox Initiative with State-of-the-Art Security and Interface IP
- Secure-IC Announces Partnership With U.S. DARPA To Foster Security Technology Innovation
Breaking News
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
Most Popular
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- X-Silicon Revolutionizes AI and Graphics at the Edge with "Constellation" Software Platform
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |