Appear TV introduces Zero-latency intoPIX JPEG XS technology in the X Platform
Mont-Saint-Guilbert, July 2, 2020 – intoPIX is excited to announce that Appear TV, a leading provider of next-generation video processing platforms for broadcast and streaming has integrated the new JPEG XS codec in the X platform. Recently standardized at ISO JPEG as JPEG XS, the new codec offers best-in-class uncompressed quality for HDR & SDR content with an unmatched latency of less than 1 millisecond.
The Appear X platform is a dedicated highly customizable solution for video transport in networks, enhanced IP security and advanced compression specifically designed for remote production, contribution and distribution applications.
“We are excited to announce the near zero-latency JPEG XS solution running on our X platform” said Carl Walter Holst, CEO Appear TV. “I am impressed with the engineering capabilities of the intoPIX R&D team to create and deliver this new JPEG XS standard. With the quality of uncompressed video, a sub 1ms latency video codec. There is no longer delays in contribution links for live production”.
“The Appear TV X platform is fantastic in terms of modularity and flexibility for video networking applications. We are happy to serve Appear TV and proud to be part of their successful deployment” said Gael Rouvroy, intoPIX CEO.
The two companies welcome everybody to contact their respective sales teams to sample the intoPIX JPEG-XS solutions and the Appear TV X platform.
|
intoPIX Hot IP
Related News
- intoPIX delivers new JPEG XS 4K60 HDMI evaluation design on Intel Cyclone 10 GX Development Platform
- intoPIX introduces the new JPEG XS standard at CES
- intoPIX Unveils Latest JPEG XS FPGA Cores with Nextera-Adeas ST2110/IPMX, Streamlining IPMX Development at NAB Show
- Why have all broadcast powerhouses embraced intoPIX JPEG XS? Unraveling the secret behind industry leaders' unanimous adoption!
- Lawo and intoPIX Partner to Deliver Edge-Compute JPEG XS Support at IBC 2023
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |