Flex Logix Announces EFLX eFPGA Emulation Models For The Cadence Palladium Z1 Platform
The Ability to Test Products Ahead of Silicon Availability Enables Customers to Lower Development Costs, Speed Time to Market and Reduce Risk
MOUNTAIN VIEW, Calif., July 13, 2020 -- Flex Logix® Technologies, Inc., a leading supplier of embedded FPGA (eFPGA) and AI Inference IP, architecture and software, today announced the availability of EFLX® eFPGA IP emulation models for use on the Cadence Palladium® Z1 Enterprise Emulation Platform, the industry's first data center-class emulation system. The models allow EFLX customers to utilize the Palladium Z1 platform's ability to accelerate the verification of SoCs, subsystems and IP blocks as well as system-level validation.
"Given the skyrocketing costs of designing SoCs today, it is imperative that designers have a full verification platform to test their designs well ahead silicon availability," said Geoff Tate, CEO and co-founder of Flex Logix. "The ability to catch and fix issues early in the cycle can save significant dollars in development costs and eliminate costly product delays by ensuring the design is done right the first time."
"The availability of EFLX eFPGA IP models for the Palladium Z1 platform allows our joint customers to tape out silicon with high confidence," said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. "With growing SoC design verification challenges, it's important to have IP and tools that can adapt to the task at hand. Using the EFLX emulation IP models, combined with the Palladium Z1 platform, customers can minimize risk and improve verification throughput for advanced designs."
Flex Logix, with Cadence's support, is already engaged in supporting mutual customers with EFLX emulation on the Palladium Z1 platform. Other customers who are interested can contact Flex Logix regarding licensing the EFLX emulation model for the Palladium Z1 platform.
About Flex Logix
Flex Logix provides solutions for making flexible chips and accelerating neural network inferencing. Its eFPGA platform enables chips to be flexible to handle changing protocols, standards, algorithms and customer needs and to implement reconfigurable accelerators that speed key workloads 30-100x compared to processors. Flex Logix's second product line, nnMAX, utilizes its eFPGA and interconnect technology to provide modular, scalable neural inferencing from 1 to >100 TOPS using a higher throughput/$ and throughput/watt compared to other architectures. Flex Logix is headquartered in Mountain View, California.
|
Flex Logix Technologies, Inc. Hot IP
Related News
- Flex Logix Announces Upgraded Emulation Models For EFLX™ eFPGA
- Flex Logix Announces EFLX eFPGA And nnMAX AI Inference IP Model Support For The Veloce Strato Emulation Platform From Mentor
- Nuvoton Accelerates the Development of its MCU Designs with the Cadence Palladium Z1 Enterprise Emulation Platform
- Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
- Cadence Palladium Z1 Enterprise Emulation Platform Enables GUC to Accelerate SoC Design
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |