eInfochips provides SOC engineering services to Astera Labs in developing industry's first PCIe 4.0 & 5.0 Smart Retimer SoC.
The Physical Implementation services from eInfochips made possible a first-pass success for Aries PCIe® 4.0 & 5.0 Smart Retimer SoCs.
San Jose -- August 17, 2020 -- eInfochips, a leading provider of product engineering and semiconductor design services, worked with Astera Labs to develop their portfolio of Aries Smart Retimers for PCIe® 4.0 and 5.0 technologies. Astera Labs is the preeminent enterprise working on Smart Retimer SoCs for PCIe 4.0 and 5.0 applications with up to 32 bi-directional lanes and plug-and-play interoperation at 32 GT/s speeds (on PCIe 5.0 technology). The eInfochips team provided services for the physical implementation and DFT architecture of the chip to make the Aries Smart Retimer production-ready.
Operating exclusively in the cloud for product development, Astera Labs is one of the first to develop complex SoCs entirely on the cloud and achieve a high degree of operational flexibility.
eInfochips offers end-to-end semiconductor design, verification and physical design services. eInfochips specializes in lower geometry designs and has taped-out 200-plus chips from 180nm to 7nm for diverse applications.
“This not only marks an important milestone in our proud relationship with Astera labs, but also reaffirms our belief in our engineers,” said Saurabh Desai, vice president and general manager of the ASIC business unit, eInfochips. “Our 25-plus years of experience in the silicon design to verification value chain ensures that we deliver world-class output, and thereby accelerate time to market for our clients.”
“eInfochips is an integral partner complementing our core competencies in developing purpose-built connectivity solutions with their expertise in silicon design. The diligence, commitment and expertise of the eInfochips team ensured that the design was a first pass success,” said Sanjay Gajendra, chief business officer at Astera Labs. “We look forward to continuing our association as we expand our product portfolio."
About Astera Labs
Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards and services to enable robust PCIe connectivity. Partnering with leading processor vendors, cloud service providers, seasoned investors and world-class manufacturing companies, Astera Labs is helping customers remove performance bottlenecks in compute-intensive workloads. For more information about Astera Labs, see www.AsteraLabs.com.
About eInfochips
With 25-plus years of experience in the semiconductor industry, eInfochips has expertise in developing Verification IPs, custom ASICs, SoCs, and FPGAs, and has strong knowledge of Ethernet, PCI Express, CXL, HBM, LPDDR5, NVMe, eMMC, and USB protocols to name a few. With 200-plus tape-outs, eInfochips has expertise in dealing with digital and mixed signal SoCs. eInfochips works with six of the top 10 semiconductor companies and has been recognized as a leader in semiconductor design services by many top analysts and industry bodies, including Gartner, Zinnov, Nasscom and others.
For more information visit www.einfochips.com
|
Related News
- Synopsys Design and Verification Solutions Enable Astera Labs to Develop Industry's First PCIe 5.0 Retimer SoC
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
- PCIe 5.0 & PCIe 4.0 PHYs and Controller IP Cores are available for immediate licensing to maximize your Interface speed for complex SoCs
- PCIe 4.0 Heads to Fab, 5.0 to Lab
- Astera Labs and Avery Design Partner on CXL 2.0 Verification for Smart Retimer Portfolio to Improve Performance in Data-Centric Applications
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |