Mentor's Questa and Veloce platforms help SimpleMachines dramatically speed development of its first AI processor
August 27, 2020 -- Mentor, a Siemens business, today announced that artificial intelligence (AI) silicon startup SimpleMachines (SMI) successfully developed its first-generation product using Mentor’s Enterprise Verification Platform including the Questa® simulation platform and Veloce® Strato emulation hardware, as well as Mentor Consulting’s cloud-based Emulation-as-a-Service (EaaS) offering.
SMI’s new AI processor, based on composable computing technology, features a “software-first” approach that is designed to enable extreme power efficiency and enhanced utilization of its powerful onboard deep learning algorithms. The device boosts total system software performance with a novel hardware design that reconfigures instantaneously to accommodate dynamic software workloads.
To verify and validate the device, SMI used a Mentor flow featuring the Questa simulation platform and Questa Verification IP for PCIe and HBM2, together with Mentor’s third-generation, data-center friendly Veloce Strato emulation platform. SMI accessed the Veloce Strato emulation platform via Mentor Consulting and its cloud based EaaS offering.
“We needed a cycle-accurate model of our hardware very early in the design and development phases of our first-generation device,” said Karu Sankaralingam, CEO for SMI. “We turned to Mentor Consulting’s exceptional simulation/emulation flow, together with the sound expertise of Mentor’s consultancy services, which allowed us to port our neural network software to the underlying hardware much faster than we expected. Mentor’s EaaS played a critical role in enabling us to rapidly develop and differentiate our AI system software a full year before initial availability of first silicon.”
Mentor’s EaaS provides customers with secure and reliable access to the cloud-hosted Veloce emulation hardware platform without requiring ownership or management of an emulator and associated infrastructure. The offering also includes expert consulting, which SMI selected to fully optimize the cost- and time-efficiency advantages of cloud-hosted, Veloce emulation hardware technology.
“SMI is developing an extremely novel chip architecture, and Mentor is pleased to play a key role in the company’s first-generation product,” said Ravi Subramanian, senior vice president of Mentor’s IC Verification Solutions division. “Many of the most innovative AI silicon startups and designers are choosing Mentor’s robust, cloud-ready EDA tools and comprehensive consulting services to unleash innovation and produce highly differentiated AI products.”
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
|
Related News
- Flex Logix Announces EFLX eFPGA And nnMAX AI Inference IP Model Support For The Veloce Strato Emulation Platform From Mentor
- Mythic adopts Mentor's Analog FastSPICE and Symphony platforms for AI processor design
- Graphcore leveraged Mentor's Questa technologies to verify massive Colossus GC2 AI processor
- Mentor's Veloce Strato emulation platform selected by Iluvatar CoreX for verification of AI chips and software
- Arm China selects Mentor's Questa Verification Solution to enhance power efficiency and speed development of MCU designs
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |