PLDA demonstrates successful PCIe 5.0 Link Training at 32 GT/s with its PCIe 5.0 controller and Broadcom PHY
This demonstration reaffirms the reliability and flexibility of the combined solution for SoC designers
SAN JOSE, Calif. October 22, 2020 -- PLDA, the industry leader in PCI Express® controller IP solutions has today unveiled their PCIe 5.0 demonstration. The demo showcases stable PCIe 5.0 Link Training (32 GT/s) and exceptional signal integrity with a Broadcom® PCIe 5.0 PHY platform.
This solution is based on the XpressRICH® IP Controller for PCIe 5.0 combined with Broadcom’s PCIe 5.0 PHY IP. Several different setups demonstrate that the combined IPs provide exceptional signal integrity with, robust link training at 32 GT/s and stable backward compatibility at PCIe 4.0, PCIe 3.0, PCIe 2.0 and PCIe 1.0 speeds. The results of these tests is a quality guarantee for the SoC designers who choose the combined solution of PLDA’s PCIe 5.0 Controller and Broadcom’s PHY IP.
- The Demonstration showcases exceptional signal integrity via an Eye scope provided by a SerDes Pattern Generator and PCIe 5.0 Tx Compliance Patterns monitored on a scope
- Stable PCIe Link Training at 32 GT/s proven by a crosslink connection of 2 boards monitored using Xilinx Vivado ILA and a Viavi PCIe Analyzer
- Backward PCIe compatibility at 16 GT/s, 8 GT/s, 5 GT/s, 2,5 GT/s demonstrated in a real environment.
"It’s a great milestone for PLDA technical teams to achieve stable PCIe Link Training at 32 GT/s,” said Stephane Hauradou, CTO at PLDA.“ The complexity and the challenges involved in reaching this result have evolved with the different PCIe generations and we wanted to further demonstrate our PCIe 5.0 solutions, even though they are already proven in silicon.”
For more information or to discover how PLDA solutions could work for your next PCIe 5.0 design:
PCIe 5.0 demonstration
Explore multiple silicon-proven PCIe 5.0 solutions from PLDA:
- PCIe 5.0 Controller IP with a Native user interface Link PLDA website
- PCIe 5.0 Controller IP with AMBA® AXI user Interface
- PCIe 5.0 Multiport Transparent Switch IP
- PCS IP for PCIe 5.0
PLDA is a developer and licenser of Semiconductor Intellectual Property (SIP) specializing in high-speed interconnect supporting multi-gigabit rates (2.5G, 5G, 8G, 16G, 25G, 32G, 56G, 112G) and protocols such as PCI Express, CCIX, and Gen-Z. PLDA has established itself as a leader in this field with over 3,200 customers and 6,800 licenses in 62 countries. The company has a global reach with offices in Silicon Valley, France, Bulgaria, Taiwan, and China.
Search Silicon IP
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
- PLDA Announces Availability of XpressRICH5 PCIe 5.0 Controller IP
- PCIe 5.0 & PCIe 4.0 PHYs and Controller IP Cores are available for immediate licensing to maximize your Interface speed for complex SoCs
- PLDA and M31 Announce a Compliant PCI Express 3.0 Solution Including PLDA's XpressRICH3 Controller and M31's PHY IP for the TSMC 28HPC+ Process Node at 8 GT/s
- PLDA and GUC Announce Industry's First Successful PCIe Gen 3 Controller and PHY Combination on TSMC's 28nm HPM Process Technology
- Interview: Aart de Geus on AI-driven EDA
- CXL Testing Leverages PCIe Expertise
- Blue Ocean Smart System Unveils Chiplet-Based Products Powered by VeriSilicon's High-Performance Processors
- POLYN Introduces VibroSense, Industry-First Application-Specific Vibration Pre-Processing Chip Design
- Renesas Expands RISC-V Embedded Processing Portfolio with New Voice-Control ASSP Solution
- Veriest Solutions Promotes Dusica Glisic to Vice President of Frontend Engineering
- Synopsys.ai Unveiled as Industry's First Full-Stack, AI-Driven EDA Suite for Chipmakers
- Report: Arm proposes change to IP royalty model
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
|E-mail This Article||Printer-Friendly Page|