Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
MorethanIP provides new Gigabit Ethernet IP solutions for programmable logic devices and ASIC
MorethanIP releases a 1000Base-X PCS (Physical Coding Sub-Layer) Core which can be used to develop multiport Gigabit Ethernet PHY devices. The Core implements the requirements of the IEEE802.3 Clause 32 specification, 1000Base-X autonegotiation and a MDIO interface with standard and extended management registers. The 1000Base-X PCS Core optionally implements a Gigabit PMA SERDES when implemented in an Altera GX CPLD or in an Altera Mercury ASSP providing a highly integrated solution.
MorethanIP releases a combined Gigabit Ethernet MAC / PHY in a Single Core solution. The Combined MAC / PHY Core integrate MorethanIP configurable 10/100/1000 Ethernet MAC core and MorethanIP new 1000Base-X PCS Core and can be implemented in Programmable Logic Devices or ASICs. With the the MAC / PHY Core the external PHY device typically implemented together with a MAC Device / Core which simplifies system design and reduces costs. When implemented in an Altera Stratix GX CPLD, the solution provides a 1.25Gbps serial MDI interface which can directly be connected to a backplane or an Optical transceiver. On the client interface, the MAC / PHY Core implements a simple FIFO interface which can be connected to all MorethanIP Telecom interface Cores (e.g. POS-PHY Level3) and to a wide range of Third Party Core.
|
Related News
- MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC
- MorethanIP releases the industy's first Fibre Channel FC-1/FC-2 cores with Gigabit and 2-Gigabit support for programmable logic devices
- Faraday Continues Expanding Its Ethernet Solutions for Networking Demands in ASIC
- Gowin Semiconductor Brings Ultra Low Power Programmable Logic Devices To Market
- Gowin Semiconductor Unveils the Latest Embedded Memory Products for their Families of Programmable Logic Devices
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |