nSys announces the release of PCI Express nVS-V, a verification solution for PCI Express in verilog
Announces immediate availability of a complete suite of verification solutions for PCI Express
INTEL DEVELOPER FORUM, SAN JOSE, Calif., Feb. 18, 2003– Netsys Software Pvt. Ltd. (nSys), a solution provider for emerging standards, today announced the availability of its PCI Express Verification Solution called the PCI Express nVS-V, based on Verilog. nSys had announced the availability of PCI Express nVS-OV, its OpenVera based PCI Express Verification Solution in December of last year. The PCI Express nVS are targeted to market segments, such as client, enterprise Intel architecture servers, and embedded and communications devices. The PCI Express nVS significantly reduce the verification time for complex system-on-chip (SoC) designs that are using the PCI Express protocol.
"Both our product offerings for the PCI Express nVS in Verilog as well as OpenVera are tested and validated using the Intel PCI Express bus functional model. Using the PCI Express nVS, customers can create sophisticated and complex verification environments with ease and simulate the real world applications of PCI Express devices," said Atul Bhatia, Director at nSys. "Because of our understanding of PCI Express technology and thoroughness in developing the IP, customers can test the entire functionality of their PCI Express interfaces without having to write a single line of code."
"Pre silicon verification tools help speed time to market product development on PCI Express technology" said Jason Ziller, technology manager for Intel's Corporate Technology Group. "With the broad momentum for PCI Express product development across desktop, mobile, server and communications market segments, a complete suite of verification solutions provides developers the critical tools required for efficient design."
The PCI Express nVS are backed by an efficient and knowledgeable customer support team. The PCI Express nVS come with a rich set of features including:
- Support for all types of PCI Express verification devices: root complex (RC), endpoints, switch, PCI Express-PCI Bridge
- Tests entire functionality of an interface without writing a single line of code
- Support for multiple instantiation in different modes to create complex verification environment
- Generating and driving bus traffic as a PCI Express requester and responding transactions as a PCI Express completer
- Supports all transaction layer, data link layer and physical layer functionality as defined in PCI Express specifications version 1.0
- Injecting and detecting errors related to different PCI Express layers
- Exhaustive built-in Test Suites such as Random Tests, Directed Tests, Error Tests & Compliance tests
- Programmable Monitor and Checker
- Consistency of interface, installation, operation and documentation across nSys family of nVS
- Extensive support for functional coverage such as closed loop testing, cross coverage based on all the variables parameters and accumulated coverage across multiple stimulation runs in the PCI Express nVS-OV, the OpenVera version
- Experienced support team for help in integration or customization as well as development of user specific verification solution
For a complete listing of features and pricing of the PCI Express nVS, please visit the nSys web site at http://www.nsysinc.com/products.html
Availability
The PCI Express nVS-V for Verilog and PCI Express nVS-OV for OpenVera are available immediately. The nVS Verification Solutions ship with full documentation and example configurations for SoC verification environments. nSys also offers verification consulting services to its customers.
About nSys
nSys provides flexible solutions to reduce time-to-market for its customers by addressing their verification needs for SoC development. By leveraging its vast experience in standards-based product development, the nSys team creates verification solutions that solve the most challenging functional verification problems in the world. The nSys solution is in the form of services based on specialized knowledge of standards and tools or services backed by verification IP developed by nSys. To learn more, visit http://www.nsysinc.com.
All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Related News
- nSys announces the release of PCI-X 2.0 nVS, a verification solution for PCI-X 2.0 in Verilog
- ChipX selects nSys Verification Suite (nVS) for PCI Express Verification
- Tehuti Networks selects nSys Verification Suite (nVS) for PCI Express Verification
- AGEIA Technologies, Inc selects nSys Verification Suite (nVS) for PCI Express Verification
- nSys Announces the Release of AS nVS, a Verification Solution for Advanced Switching in Verilog
Breaking News
- Cadence Signoff Solutions Empower Samsung Foundry's Breakthrough Success on 5G Networking SoC Design
- BrainChip Details Olfactory Capabilities of Identifying Bacteria in the Blood in New Research Report
- Agnisys Announces Wacom Selects IDesignSpec™ to Automate Its IP and Chip Development Flow from Executable Specifications
- QuickLogic Secures New eFPGA IP Contract on UMC's 22nm Process
- Agile Analog's New VP Sales to Expand Ties With Foundries
Most Popular
- Bridging the Talent Gap in Flanders' Semiconductor Industry
- Intel to place US$14 billion orders with TSMC, says report
- Omni Design Technologies Announces Expanded Silicon IP Solutions on Multiple TSMC Processes
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
- Manufacturers Anticipate Completion of NVIDIA's HBM3e Verification by 1Q24; HBM4 Expected to Launch in 2026, Says TrendForce
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |