Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC
By Don Scansen, EETimes (February 26, 2021)
A lot has been said about the shift from a system-on-chip integration of functionality to a technology integrating each IP block as a physically distinct chiplet. Perhaps the emergence of this new paradigm is most aptly represented by the devotion of a full forum session to chiplets at the International Solid-State Circuits Conference. The virtual conference just wrapped up.
All eight of the forum (aka ISSCC Exploration) presentations offered an interesting look at chiplet technology. But three in particular provided an overview of the systems already on the market, the technology trends, and the ecosystem necessary to accelerate the new design approach.
AMD, Getting Started
AMD’s latest crop of microprocessors are well-known for their chiplet approach that optimized design and use of the most appropriate technology node for the chips. AMD senior vice president, corporate Fellow, and product technology architect Sam Naffziger presented the details of the motivations (wafer manufacturing technology slowing) and the challenges of breaking up their processors into purpose-built slices better matched to cutting edge and older technology nodes. The case study was the development of the EPYC server processor.
Naffziger pointed out that the idea of circuits comprised of multiple chips isn’t new. The multi-chip module (MCM) idea started back in the days of ceramic substrates and migrated to organic substrates. “The end of Moore’s Law plus packaging advancements create a new era for multi-chip/chiplet approaches.”
E-mail This Article | Printer-Friendly Page |
Related News
- Imec's extremely scaled SOT-MRAM devices show record low switching energy and virtually unlimited endurance
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- TSMC looks to standardise chiplet protocols in "world changing" move
- Spectral Design & Test Inc joins TSMC OIP IP Alliance
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing