Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
OpenHW Group and Mitacs announce OpenHW Accelerate
$22.5M research program to stimulate architecture research for next generation of open-source processors
March 11, 2021 -- Today, OpenHW Group and Mitacs announced OpenHW Accelerate, a $22.5M multi-year co-funded research program, the world’s first open-source hardware research program of its kind. OpenHW Accelerate will drive research in next generation of class-leading open-source processors, architectures and support software for embedded AI and machine learning (ML) applications, among other future energy-intensive computing requirements.
OpenHW Group, the global not-for-profit organization set up to facilitate collaboration in the design and development of open-source cores, related IP and software tools, teamed up with Mitacs, a not-for-profit organization supporting research within Canadian and International academic institutions to create the innovative OpenHW Accelerate program.
Rick O’Connor, Founder and CEO at OpenHW Group, said: “OpenHW Group is transforming how the industry adopts open-source hardware and is bringing relevant research projects to leading industry and academic institutions worldwide. With strong support from Mitacs, the OpenHW Accelerate co-funded research project is available to all members and technology partners across the OpenHW ecosystem worldwide.”
The first OpenHW Accelerate project, CORE-V VEC, is a research effort to explore architectural optimizations for RISC-V vector processor implementations used in high-throughput multidimensional sensor data processing and ML acceleration at the Edge.
According to Dr. John Hepburn, Mitacs CEO and Scientific Director: “The OpenHW Accelerate program, supported by the Government of Canada represents a major step forward in open-source hardware research. This collaboration marks the onset of first-of-its kind, openly-available hardware research to those around the globe; this accessibility reduces barriers for start-ups and small businesses to advance.”
The OpenHW Group and Mitacs plan to announce several new OpenHW Accelerate projects pairing industrial sponsors with academic institutions in the coming months.
With industry sponsorship from CMC Microsystems, Canada’s leading specialists in microsystems and nanotechnologies, CORE-V VEC is a three-year, joint-research collaboration between Polytechnique Montréal and ETH Zürich, institutions at the forefront of international semiconductor and software engineering research.
Gordon Harling, President and CEO of CMC Microsystems, added: “The potential of open-source hardware is boundless. As the industrial sponsor for the CORE-V VEC project, this is a perfect fit for CMC to connect research innovation with industrial applications like AI and machine learning where Canada is recognized as a global leader, and is well-positioned for future growth.”
More details about the OpenHW Accelerate program and CORE-V VEC will be presented via an OpenHW TV webinar on March 18 featuring officials from all of the project’s collaborating organizations. Register via https://bit.ly/3dMIay3.
|
Related News
- Mitacs and OpenHW Group partner on $22.5M first-of-its-kind open-source research program
- OpenHW Group Announces CORE-V CVA6 Platform Project for RISC-V Software Development & Testing
- OpenHW Group Announces Tape Out of RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
- Imagination collaborates with Synopsys to accelerate 3D visualisation in mobile and data centre
- Simon Davidmann President & CEO of Imperas Software elected as Chair of the OpenHW Verification Task Group
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |