MIPI Universal D-PHY IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant in TSMC 22ULP
NUVIA Selects Avery Design for Next Generation PCIe Verification
TEWKSBURY, Mass.– March 15, 2021 – Avery Design Systems, leader in functional verification solutions today announced NUVIA who is reimagining silicon in a new way, creating compute platforms that redefine performance for the modern data center, has deployed Avery PCIe Verification IP (VIP) for subsystem and SoC verification.
“After evaluating several verification IP solutions for the verification of our PCIe interfaces, we determined that Avery VIP was the best solution, allowing us to achieve our verification requirements while offering excellent capabilities and expert services and support.”
“Creating high performance, low power processors and highly integrated complex SoCs requires advanced verification tools and methods to validate designs at all levels from IP to subsystems to full SoC,” said Matthew Page, Senior Director of CAD/IT at NUVIA. “After evaluating several verification IP solutions for the verification of our PCIe interfaces, we determined that Avery VIP was the best solution, allowing us to achieve our verification requirements while offering excellent capabilities and expert services and support.”
“We are grateful to be a part of NUVIA’s advanced verification strategy,” said Chris Browy, vice president sales/marketing of Avery. “We are working with NUVIA’s verification team to fully utilize our solutions for PCIe Gen5 including models, compliance testsuites, and expert services to help streamline IP and SoC verification.”
Availability & Additional Resources
The complete line-up of high speed protocols including PCIe Gen6, CXLTM 2.0, CCIX®, Gen-ZTM VIP are available today.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CXL, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle/NOR, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Search Verification IP
Avery Design Systems Hot Verification IP
Related News
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
- Avery Design Systems Targets Accelerator Applications With Verification Solutions for CCIX, AMBA 5 CHI, and PCIe 4.0
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
Breaking News
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- GreenWaves Technologies announces a €20M financing
- Xfuse, LLC Phoenix ISP Now Available as a Download for AMD Kria KV260 Vision AI Starter Kit
- UMC and Cadence Collaborate on 3D-IC Hybrid Bonding Reference Flow
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
Most Popular
- Intel kills its RISC-V Pathfinder development kit programme
- Faraday Announces Multi-site Manufacturing Support in ASIC
- Weebit Nano nears productisation, negotiating initial customer agreements
- EU Parliament Adopts Position on Chips Act
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |