Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Lattice Partners with DARPA Toolbox Initiative to Accelerate Technology Innovation
HILLSBORO, OR – March 15, 2021 – Lattice Semiconductor Corporation (NASDAQ: LSCC), the low power programmable leader, today announced that the Lattice Diamond® and Lattice Radiant® FPGA design tools for its highly reliable, low-power, small form factor FPGAs are now included in the DARPA Toolbox initiative. In addition to tool access, the partnership also provides DARPA organizations with access to a selection of Lattice’s most popular soft IP cores and technical support to accelerate technology innovation for DARPA programs and foster the use of Lattice low-power FPGAs in DARPA-designed applications. The DARPA Toolbox initiative is a new, agency-wide effort aimed at providing access to state-of-the-art technology from leading commercial technology vendors to the researchers behind DARPA programs.
DARPA launched the DARPA Toolbox initiative in 2020 to help remove potential roadblocks for resource-constrained researchers and increase the pace of innovation. Through the initiative, researchers receive greater access to Lattice software tools and technologies via the Lattice/DARPA partnership. The initiative exposes Lattice technologies to more users and increases the likelihood those technologies will be used in future production systems.
“Partnering with technology innovators like Lattice through our DARPA Toolbox initiative serves to streamline access for our organizations to cutting-edge technologies,” said Serge Leef, the Microsystems Technology Office (MTO) program manager at DARPA and leader of the DARPA Toolbox initiative. “Lattice's portfolio of FPGA design tools and soft IP cores offer a compelling platform for our researchers to consider when implementing applications requiring artificial intelligence at the Edge, 5G communications, and/or automation."
“Lattice has a 35 year heritage in developing highly reliable and low-power programmable logic solutions for use in communications, computing, industrial, automotive, and consumer applications. Our partnership with DARPA extends the reach of our low-power Lattice Nexus platforms to the DARPA ecosystem,” said Jim Tavacoli, Senior Director of Product Marketing, Lattice Semiconductor. “With the introduction of the Lattice Nexus platform, Lattice became the first low-power FPGA vendor to implement its devices using a 28nm FD-SOI development platform, enabling Lattice Nexus FPGAs to provide up to a 75 percent reduction in power consumption and a Soft Error Rate (SER) up to 100 times lower than similar FPGAs in their class.”
The Lattice Diamond and Radiant design software tools are now available on the DARPA Toolbox initiative website. Please visit https://www.darpa.mil/work-with-us/darpa-toolbox-initiative for details.
For more information about the Lattice technologies mentioned above, please visit:
- http://www.latticesemi.com/LatticeDiamond
- http://www.latticesemi.com/LatticeRadiant
- http://www.latticesemi.com/LatticeNexus
About Lattice Semicondictor
Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. We solve customer problems across the network, from the Edge to the Cloud, in the growing communications, computing, industrial, automotive, and consumer markets. Our technology, long-standing relationships, and commitment to world-class support let our customers quickly and easily unleash their innovation to create a smart, secure, and connected world.
For more information about Lattice, please visit www.latticesemi.com.
|
Related News
- Real Intent Joins DARPA Toolbox Initiative to Provide Mil/Aero/Defense Grade Static Sign-Off
- AccelerComm joins DARPA Toolbox initiative for advanced communications research projects
- eMemory and PUFsecurity Join DARPA Toolbox Initiative
- Rambus Joins DARPA Toolbox Initiative with State-of-the-Art Security and Interface IP
- QuickLogic Joins DARPA Toolbox Initiative to Provide Mil/Aero/Defense Grade Programmable Logic
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |