More than Chiplets | Facebook Enters the Fray
By Don Scansen, EETimes (March 16, 2021)
Our chiplet discussion left off with the historical perspective that “this isn’t new.” Heterogenous integration, system-in-package (SiP) and the the related package level integrations have all been done before. Keen observers of technology are right to point out that everything old can be new again. Even though the multi-chip modules and hyrid circuits harkened back to the same point in history, we shouldn’t compare chiplets to bell bottom jeans.
To help differentiate chiplets from the conventional terminology in my last column, I “attended” a virtual Open Compute Project (OCP) workshop on chiplets last week. As it was defined on a few occasions in this workshop, chiplets will expand the multi-chip module concepts in a unique way to open up a completely new more than Moore roadmap.
E-mail This Article | Printer-Friendly Page |
Related News
- LX Semicon Enters Mass Production with OPENEDGES' 22nm LPDDR4 PHY IP
- YorChip announces partnership with Digitho for enabling Secure Chiplets
- Alphawave Semi and proteanTecs Collaborate to Provide System Insights and Analytics for Custom Silicon and Chiplets
- EnSilica enters strategic partners with design and custom module developer IndesmaTech
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows