Chip Makers Must Learn New Ways to Play "D"
By Don Scansen, EETimes (March 19, 2021)
We used to think of planar transistors in the glory days of classical Dennard scaling in two-dimensional terms. Material specifications were simplified into things like sheet resistance in ohms per square. The abstraction of the devices was was all 2-D, and most of the assumptions and the device modeling for understanding MOSFET operation for circuit design were simplified as much as possible to a pair of axes.
We might have thought of planar MOSFETs as 2-D transistors, at least until the assumptions broke down and the complexity of the device physics took off.
Eventually, planar CMOS turned to the third dimension with Intel’s TriGate and other flavors of the finFET. We called these 3-D transistors.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- "Onshoring" chip production is a red herring: the UK should double down on its competitive advantage in R&D and IP to create a secure semiconductor supply chain
- Why Must IBM Keep the Cost of Advanced Chip R&D?
- PLDA Announces QuickPCIe Lite IP, Enabling the Industry's First True "Plug and Play" PCIe IP Solution
- Cosmic Circuits Announces New IP-cores with "Ready for IBM Technology" Validations
- Chip makers must shift from fabs to systems
Breaking News
- Worldwide Silicon Wafer Shipments and Revenue Set New Records in 2022, SEMI Reports
- AI-designed Chips Reach Scale with First 100 Commercial Tape-outs Using Synopsys Technology
- Arm Q3 FY22 financial results
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite