New Fab Plans: the Plot Thickens
By Don Scansen, EETimes (May 10, 2021)
IBM (particularly the marketing team) deserves a healthy dose of congratulations for its announcement this week of a 2 nm test chip. The news was picked up far and wide, reported everwhere from The Verge to Fox News and in between.
IBM compared the improvements of its 2 nm technology to 7 nm technology power and performance characteristics claiming 45% higher performance and 75% reduction in power consumption.
IBM also made the now obligatory biological entity comparison by explaining the transistor was the size of two DNA strands.
I pulled the DNA reference from this CNN story. With apologies for piling on CNN, the press handling of the announcement was interesting since IBM will not be producing product wafers on this technology. According to CNN, “Most computer chips powering devices today use 10-nanometer or 7-nanometer process technology, with some manufacturers producing 5-nanometer chips.”
E-mail This Article | Printer-Friendly Page |
Related News
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- Infineon plans €5bn 300mm fab in Dresden
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- Plans start for TSMC 2nm fab
- TSMC Plans New Fab for 3nm
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free