Siemens launches PCI Express 6.0 Questa Verification IP solution
Early support for newest version of the popular PCI Express data transfer technology now available to help customers gain first-mover advantages
Plano, TX, USA -- May 26, 2021 -- Siemens Digital Industries Software today announced that its simulator-independent Questa™ Verification IP (QVIP) solution now supports PCI Express® 6.0, which is the newest version of the ubiquitous networking protocol that facilitates the rapid transfer of data between the world’s highest performance cloud computing servers, as well as billions of smart connected devices around the world.
For customers looking to adopt the new PCI Express (PCIe) Gen 6 protocol into their next-generation designs, QVIP integrates seamlessly into all advanced verification environments on any simulator. QVIP helps establish maximum productivity and flexibility for the verification of block level, subsystem, and SoC designs, leveraging a consistent and easy-to-use UVM architecture across all protocols.
“Innovative customers looking to gain a first-mover advantage by adopting the early versions of PCIe Gen 6 need a reliable and comprehensive verification IP platform to validate their designs,” said Stephane Hauradou, chief technology officer for PLDA, a leading high-speed interconnect IP firm. “With its long heritage of leadership in PCIe VIP, Questa VIP delivers an ideal environment for developing next-generation designs that help our customers differentiate and win in highly competitive markets.”
Engineered to expedite verification closure and expose complex design issues, Siemens’ QVIP solution supports detailed functional verification across all layers of the PCI Express 6.0 specification. The offering includes ready-to-use verification components and exhaustive stimuli that increase productivity and accelerate verification signoff. In addition, QVIP eliminates design biases found in competing solutions.
“Siemens has a long and successful track record of supporting the PCIe standard as it has matured and progressed,” said Ravi Subramanian, Ph.D., senior vice president, IC Verification, Siemens Digital Industries Software. “Available now for early adopters of PCIe 6.0, the newest Siemens Questa VIP solution for PCIe provides a proven, robust and exhaustive verification platform that allows our customers to validate their next-generation designs with speed and confidence.”
Siemens Digital Industries Software is driving transformation to enable a digital enterprise where engineering, manufacturing and electronics design meet tomorrow. The Xcelerator portfolio helps companies of all sizes create and leverage digital twins that provide organizations with new insights, opportunities and levels of automation to drive innovation. For more information on Siemens Digital Industries Software products and services, visit www.sw.siemens.com
|
Search Verification IP
Related News
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
- Siemens introduces Questa Verification IP solution support for the new CXL 3.0 protocol
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Igniting Innovation: Siemens EDA launches Cre8Ventures in support of the EU Chips Act
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |