NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
SEGGER's emRun Runtime Library Licensed by SiFive for Superior Code Size and Performance Improvements
Monheim am Rhein, Germany – May 31, 2021 -- The SEGGER emRun runtime library is available as part of the recently announced SiFive 21G1 release. SiFive’s focus on toolchain and library support enables key market requirements, including reduced code size and lower memory footprints. To support this goal, SiFive has licensed emRun as part of the SiFive Freedom Tools and Freedom-E-SDK packages. This integration enables chip designers to easily achieve optimum performance, while reducing code size by up to 25 % [1][2].
The SEGGER emRun runtime library enables SiFive customers to use the substantial new capabilities of the faster, more efficient, more capable than ever SiFive Core IP portfolio.
emRun is a complete C runtime library for use with any toolchain. It is used in SEGGER's Embedded Studio IDE and has proven its value for years. emRun has been designed and written from the ground up for embedded devices to deliver high performance with a small footprint. Time-critical routines are written in assembly language. In many cases, reduced code size makes it possible to use a smaller microcontroller with less on-chip memory. This can result in significant cost savings, especially for devices built in large quantities for the mass market. In some cases, this code-size saving may make the difference between being able to fit the microcontroller’s on-chip memory or not.
"The continued support from SEGGER is a great asset to the RISC-V ecosystem," said Drew Barbier, Senior Director of Product Marketing, SiFive. "SEGGER has supported SiFive RISC-V Core IP since 2017 and the emRun library represents superb added value for embedded developers working with SiFive IP. We look forward to continued co-operation as the RISC-V ecosystem continues to grow and evolve."
"For microcontroller applications it is important to use memory efficiently," says SEGGER CEO Ivo Geilenbrügge. "With the licensing of emRun, SiFive now enables its customers to achieve minimum code sizes and thus to reduce their costs for expensive memory."
A key component of emRun is emFloat, a highly optimized, IEEE 754 compliant floating-point library, designed from the ground up for embedded systems. Very fast and very small, it delivers FPU-like performance in pure software. Even where an FPU is available emFloat boosts the FPU’s performance for complex mathematical functions. emFloat is configurable for small code size or increased execution speed or a combination, with calculated results identical in all modes.
For more information about emRun, please visit: https://www.segger.com/products/development-tools/runtime-library/
[1] SiFive internal code size comparison of SiFive 21G1 release vs. previous SiFive 20G1 release.
[2] See Linley Group Microprocessor Report, "SiFive 21G1 Update Boosts Hash Rates", 5/10/21 (subscription required): https://www.linleygroup.com/newsletters/newsletter_detail.php?num=6307.
|
Related News
- SEGGER licenses C++ runtime library to SiFive for code size and performance efficiency
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- Haawking licenses SEGGER's emRun for RISC-V
- RISC-V embedded variant RV32E now fully supported by SEGGER's Floating-Point library
- SEGGER Adds Support for SiFive's Coreplex IP to Its Industry Leading J-Link Debug Probe
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |