System Level Solutions's USB 2.0 Device Controller IP core is now available for Lattice Semiconductor FPGA platform
June 30, 2021 -- System Level Solutions is serving USB IP core solutions for Intel and Microsemi FPGA platform since 16 years. From good response of customers globally as well as looking at market requirement, SLS USB 2.0 Device Controller IP core is now available to Lattice Semiconductor FPGA platform.
Universal Serial Bus or USB has been around for a long time and it is useful to connect a wide variety of devices from storage to input hardware. The purpose of USB is to connect external devices easily by creating a standardized connector to replace the multitude of connectors in the product.
IP core Key Features:
- Supports LS (1.5 Mbps)*, FS (12 Mbps) and HS (480 Mbps) modes
- Supports Control, Bulk, Interrupt and Isochronous transfers
- Capable to support up to 31 endpoints (1 default control endpoint +15 IN/OUT endpoints)
- Supports software configurable endpoints
- Allows you to configure endpoints based on your needs
- Supports Suspend, Resume and Remote Wakeup features
- Supports Test modes (Test J, Test K, Test SE0 NAK, Test Packet)
- Ready to use component
- Simple FIFO interface to transfer data over non-control endpoint
IP core Verification:
- USB 2.0 Device Controller IP core’s functionality is verified in ModelSim simulation software using test bench written in Verilog HDL
- The IP Core is tested with various USB 2.0 PHY Chip
Useful to connect end devices like:
- Keyboard
- Mouse
- Printer
- Camera
- Sensor system
- USB Mass Storage
- Many more
For quick prototype and reduced design cycle, SLS provides IP core along with add-ons such as License for encrypted IP core, Reference design, Demonstration, Software bundle, Technical documents. Of course, SLS helps their customers by providing pre and post sales technical support for generating programming file and other things.
For more information and price details, please write us at info@slscorp.com
|
System Level Solutions Hot IP
Related News
- System Level Solutions's eUSB 3.1 Gen2 Device Controller (eUSB31SF) IP core now available with Isochronous transfer support
- GOWIN Releases USB 2.0 PHY and Device Controller IP for Their FPGA Products
- SLS Launches Industry-First USB 20Gbps Device IP Core
- GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
- Webinar : USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro
Breaking News
- Qualitas Semiconductor entered into IP Licensing Agreement with a Leading Korean System Semiconductor Design Company
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
- Paras Defence Invests in Logic Fruit Technologies to Boost Defence Tech Capabilities at AERO India 2025
- Worldwide Silicon Wafer Shipments and Revenue Start Recovery in Late 2024, SEMI Reports
- Ceva, Inc. Announces Fourth Quarter and Full Year 2024 Financial Results
Most Popular
- Could Thomas Caulfield lead Intel or a merged Intel-GloFo?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- OpenAI to tape-out on TSMC 3nm this year
- Semiconductor Giants Navigate AI Boom & Trade War
- Silicon Creations Expands Clocking IP Portfolio on TSMC N2P Technology including Novel Temperature Sensor Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |