BSC, Codeplay and SiFive help accelerate applications on RISC-V thanks to V-extension support in LLVM
July 1, 2021 -- The Barcelona Supercomputing Center (BSC) has been collaborating with Codeplay Software and SiFive to implement support for the RISC-V V-extension v0.10 in the LLVM compilation infrastructure. Thanks to this support, users of RISC-V will be able to take advantage of vector computation capabilities of the RISC-V V-extension through C/C++ intrinsics.
Senior Research Engineer Roger Ferrer Ibáñez led the BSC contribution, which was financed by the European Processor Initiative (EPI). He commented: ‘The open-source instruction set architecture (ISA) RISC-V offers an unparalleled opportunity for Europe to regain technology leadership. Our work for EPI aims to help build the thriving ecosystem necessary for widespread adoption of RISC-V across a range of sectors, including high-performance computing and automotive applications. The RISC-V V-extension plays a crucial role in enabling this adoption.’
‘RVV has been extensively welcomed in the world of accelerated compute systems,’ added Andrew Richards, founder and CEO of Codeplay. ‘We are already building a SYCL based ecosystem on top of this architecture to provide high-performance computing and artificial intelligence developers with familiar tools and route to rapid integration.’
In addition to implementing the RISC-V V-extension application programming interface (API) intrinsics for C, BSC, Codeplay and SiFive have implemented the foundation of CodeGen for Vector Length Specific (VLS) and Vector Length Agnostic (VLA) autovectorization for RISC-V in LLVM.
The following assets are available via GitHub:
- Support for the v0.10 V-extension specification https://github.com/riscv/riscv-v-spec/releases/tag/v0.10
- Support for the RVV C intrinsics: github.com/riscv/rvv-intrinsic-doc/tree/v0.10
- Implementation of the draft vector calling convention: github.com/riscv/riscv-elf-psabi-doc/pull/171
An example of the RISC-V V-extension can be found here: github.com/riscv/rvv-intrinsic-doc/blob/master/rvv_saxpy.c
This work complements other efforts within EPI to leverage vectors in widely used libraries; see, for example, the Fourier transform support in FFTW3, provided by Atos and SiPearl:
https://github.com/rdolbeau/fftw3/tree/riscv-v/simd-support
The European Processor Initiative has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement no. 826647
|
Related News
- BSC and Intel announce a joint laboratory for the development of future zettascale supercomputers
- SiFive and Barcelona Supercomputing Center Advance Industry Adoption of RISC-V Vector Extension
- SiFive and Innovium Announce Collaboration to Accelerate Innovation in Data Center Networking
- Deep Vision Adopts SiFive RISC-V to Add OpenCV-Enabled AI Support
- BSC executes, for the first time, big encrypted neural networks using Intel Optane Persistent Memory and Intel Xeon Scalable Processors
Breaking News
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
- Alphawave IP is officially 5.0 certified on the PCI-SIG Integrator's List
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- QuickLogic Reports Fiscal 2022 Second Quarter Results
- Efinix Low Power, Small Footprint FPGA Selected for SPRESENSE Development Platform
Most Popular
- Nordic Semiconductor announces its first Wi-Fi chip, the dual-band Wi-Fi 6 nRF7002
- New US EDA Software Ban May Affect China's Advanced IC Design, Says TrendForce
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- Truechip Announces First Customer Shipment of CXL 3 Verification IP and CXL Switch Model
- Siemens selected by Microsoft for Rapid Assured Microelectronics Prototypes (RAMP) Program
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |