QuickLogic Announces New eFPGA Contract
SAN JOSE, Calif. -- Sept. 1, 2021 -- QuickLogic Corporation (NASDAQ: QUIK), a developer of ultra-low power multi-core voice-enabled SoCs, embedded FPGA IP, and Endpoint AI solutions, today announced that it has won a $2 million eFPGA Contract.
The revenue for the contract is expected to be recognized during the second half of fiscal 2021. The third quarter fiscal 2021 revenue guidance range and outlook for fiscal 2021 growth previously provided during the Company's financial results conference call on August 17, 2021 is unchanged.
Ad |
eFPGA IP - 100% third party standard cells ![]() eFPGA IP cores for TSMC 12FFC / FFC+ / 16FF+ / FFC / FFC+ ![]() soft eFPGA IP ![]() |
This new Contract is the direct result of the Company's groundbreaking QORC (QuickLogic Open Reconfigurable Computing) initiative that it launched in June 2020. With the initiative, QuickLogic became the first programmable logic vendor to actively embrace a fully open-source suite of development tools and design methodologies for its FPGA devices and eFPGA technology. This initiative engenders the emerging trend toward open-source tooling, significantly broadens access to the company's products, and enables hardware and software developers with tools supported by both the user community and QuickLogic.
Prior to selecting QuickLogic for this project, the customer performed an extensive evaluation of programmable logic companies.
"We are honored and pleased that this customer has chosen QuickLogic as its eFPGA partner," said Brian Faith, President and CEO of QuickLogic. "Our deep domain expertise, proven track record in delivering high quality programmable logic devices, eFPGA IP and FPGA User Tools combined with our strategic QORC open-source initiatives, make QuickLogic the ideal partner. We look forward to enabling our customer's visionary products and ambitious timelines."
About QuickLogic
QuickLogic Corporation (NASDAQ: QUIK) is a fabless semiconductor company that develops low power, multi-core semiconductor platforms and Intellectual Property (IP) for Artificial Intelligence (AI), voice and sensor processing. The solutions include embedded FPGA IP (eFPGA) for hardware acceleration and pre-processing, and heterogeneous multi-core SoCs that integrate eFPGA with other processors and peripherals. The Analytics Toolkit from our recently acquired wholly owned subsidiary, SensiML Corporation, completes the end-to-end solution with accurate sensor algorithms using AI technology. The full range of platforms, software tools and eFPGA IP enables the practical and efficient adoption of AI, voice and sensor processing across mobile, wearable, hearable, consumer, industrial, edge and endpoint IoT. For more information, visit www.quicklogic.com and www.quicklogic.com/blog.
|
QuickLogic Corp. Hot IP
Related News
- QuickLogic Announces a New Approximately $1M eFPGA Contract
- QuickLogic Awarded New $3.0 Million eFPGA Contract
- QuickLogic Adds GlobalFoundries 22FDX Process to its Growing List of Australis IP Generator-Based eFPGA IP
- QuickLogic Announces a New $1.5 Million eFPGA Contract
- QuickLogic Reports Fiscal 2022 Second Quarter Results
Breaking News
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
- Alphawave IP is officially 5.0 certified on the PCI-SIG Integrator's List
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- QuickLogic Reports Fiscal 2022 Second Quarter Results
- Efinix Low Power, Small Footprint FPGA Selected for SPRESENSE Development Platform
Most Popular
- Nordic Semiconductor announces its first Wi-Fi chip, the dual-band Wi-Fi 6 nRF7002
- New US EDA Software Ban May Affect China's Advanced IC Design, Says TrendForce
- BrainChip Empowers Next Generation of Technology Innovators with Launch of the University AI Accelerator Program
- Truechip Announces First Customer Shipment of CXL 3 Verification IP and CXL Switch Model
- Siemens selected by Microsoft for Rapid Assured Microelectronics Prototypes (RAMP) Program
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |