AccelerComm announces 5G O-RAN standards-compliant base station accelerator based on Silicom's N5010 platform
Combination of O-RAN standards-compliant Layer 1 Accelerator and server platform creates solution that significantly improves 5G performance using less resources and power.
Southampton, UK – September 2, 2021 -- AccelerComm, the company supercharging 5G with physical layer IP which increases spectral efficiency and reduces latency, today announced that it has created a 7.2x 5G O-RAN standards-compliant base station design for either indoor or outdoor deployments utilizing Silicom’s N5010 platform. The project, developed for a 5G network infrastructure vendor, combines technology from the two companies to deliver a solution that increases reliability while reducing latency and power consumption for the most critical components of the 5G physical layer.
The design provides a low-risk, fast time-to-market solution for 5G equipment vendors to drive the O-RAN industry forward. For the design, AccelerComm’s PUSCH Decoder and the PDSCH Encoder were integrated onto the Intel® Stratix 10 DX FPGA, which is a part of Silicom’s N5010 card utilizing Intel® Open FPGA Stack (Intel® OFS) Software infrastructure, to provide a Layer 1 High PHY accelerator function.
The O-RAN Alliance is transforming how the mobile industry approaches the design and deployment of the Radio Access Network (RAN), moving towards an open, intelligent, and fully interoperable approach from multiple vendors. This approach enables vendors such as AccelerComm and Silicom to partner and bring their unique expertise to market, replacing the closed ecosystems which typically involve just a single vendor.
“For 5G to meet its full potential it is critical that the whole O-RAN ecosystem works together to maximize the benefits from this technology,” said Rob Barnes, Chief Commercial Officer at AccelerComm. “Working with Silicom we are combining our areas of expertise to produce a solution which significantly improves spectral efficiency and network performance while reducing resource requirements and power consumption for 5G RAN equipment, helping deliver on the promise of Open RAN.”
AccelerComm’s physical layer product portfolio includes complete channel coding uplink and downlink IP solutions that deliver reduced latency, high reliability, and low power consumption for the most critical components of the 5G physical layer. AccelerComm’s IP packages can be quickly integrated and flexibly delivered for use in custom silicon (ASIC), programmable hardware (FPGA) or as software solutions, covering all use cases within current standards.
About Silicom Ltd.
Silicom Ltd. is an industry-leading provider of high-performance networking and data infrastructure solutions. Designed primarily to improve performance and efficiency in Cloud and Data Center environments, Silicom’s solutions increase throughput, decrease latency, and boost the performance of servers and networking appliances, the infrastructure backbone that enables advanced Cloud architectures and leading technologies like NFV, SD-WAN and Cyber Security. Our innovative solutions for high-density networking, high-speed fabric switching, offloading and acceleration, which utilize a range of cutting-edge silicon technologies as well as FPGA-based solutions, are ideal for scaling-up and scaling-out cloud infrastructures.
Silicom products are used by major Cloud players, service providers, telcos, and OEMs as components of their infrastructure offerings, including both add-on adapters in the Data Center and stand-alone virtualized/universal CPE devices at the edge.
Silicom’s long-term, trusted relationships with more than 200 customers throughout the world. More than 400 active Design Wins and more than 300 product SKUs have made Silicom a “go-to” connectivity/performance partner of choice for technology leaders around the globe. For further information visit www.silicom-usa.com
|
AccelerComm Limited Hot IP
Related News
- AccelerComm Expands LDPC Accelerator IP Licenses for 5G Cloud RAN High-Capacity Solutions
- AccelerComm Announces 5G IP with O-RAN Acceleration Abstraction Layer (AAL) Interface
- Socionext Licenses Flex Logix's Embedded FPGA (eFPGA) for 5G Wireless Base Station Platform
- AccelerComm Launches PUSCH Channel Simulator for 5G L1 Performance Evaluation
- Lockheed Martin Prepares First 5G.MIL® Payload for Orbit
Breaking News
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Quobly announces key milestone for fault-tolerant quantum computing
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
Most Popular
- SiFive Empowers AI at Scale with RISC-V Innovation
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Alphawave IP - Announcement regarding leadership transition
- Now Gelsinger is gone, what is Intel's Plan B?
- Sondrel now shipping chips as part of a complete turnkey project
E-mail This Article | Printer-Friendly Page |