32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
SoC-e Announces 10G Multiport TSN Switch Release
September 29, 2021 -- We are so proud to announce a new product that will join to our already extensive portfolio of networking IP Cores.
The new member of this family is the… 10G MTSN Switch IP Core! While SoCe is already leading the Time Sensitive Networking offering with the 1G MTSN Switch IP Core, we are very aware that the quick adoption of Ethernet based communications into multiple systems and markets that demand very high bandwidth capabilities has created a demand for higher speeds.
Ad |
Ethernet TSN Advanced Switch 10M/100M/1G/10G/25G for 5G/ORAN and other applications Multi Protocol Switch IP Core for Safe and Secure Ethernet Network |
The new 10G MTSN Switch IP Core uses a totally redesigned switching architecture that has been designed with higher speeds in mind (used also in our 10G Managed Ethernet Switch), while still being compatible with legacy speed ports. This means, that it is compatible with Fast Ethernet, Gigabit Ethernet, and the new 2.5G/5G/10G interfaces.
It has been developed with the most advanced codifying techniques, and will *soon be available for anyone who is interested in this solution to be integrated within their products.
We would also like to recommend following carefully to our Relyum brand (https://www.relyum.com/web/) as new products will also be released that make use of this new technology.
*End 2021
Time Sensitive Networking
Time Sensitive Networking (TSN) is the name of the IEEE 802.1 Task Group responsible for standards at Data Link Layer. This group provides the specifications that will allow time-synchronized and low latency streaming services through IEEE 802 networks.
TSN is evolving and it is targeting different sectors, like Automotive, Industry, Broadcasting and Aerospace. Therefore, it is expected switching implementations that combine a subset of the available standards and features. This flexibility can be achieved through reconfigurable logic (FPGAs), HDL IPs and embedded software.
It sits on Layer 2 of the ISO/OSI Model. It adds definitions to guarantee determinism and throughput in Ethernet networks. The following are some of the IEEE standards that make up TSN:
- Synchronization behavior (IEEE 802.1AS)
- Preemption (IEEE 802.1Qbu)
- Scheduled traffic (IEEE 802.1Qav, IEEE 802.1Qbv)
- Seamless redundancy (IEEE 802.1CB)
- Stream reservation (IEEE 802.1Q-2018)
- Per-Stream Filtering and Policing (PSFP, IEEE 802.1Qci)
TSN IP Core
In SoCe, we are experts developing a portfolio of IP cores that implement the leading-edge networking, synchronization and security technologies for critical systems based on FPGA technology.
As we have been implementing solutions for networking and synchronization for critical systems for several years, we adopted TSN without difficulties.
Multiport Time Sensitive Networking (MTSN) Switch IP core is a flexible HDL code ready to generate TSN end-point or bridge implementations. The IP has been provided with a rich set of Generic parameters to obtain the best functionalities resources trade-off. These generic can be configured at VHDL level or graphically thanks to the GUI interface provided for Vivado IPI.
MTSN Kit
At SoCe we also develop hardware platforms in order to try out our technology. In this case, we offer the MTSN IP Core, a plug and play platform ready to run a TSN Network setup.
This kit has been designed not only to test the MTSN Switch IP, but to support an advanced hands-on TSN as well.
Check this video of the MTSN Kit!
About Us
SoCe is a worldwide leading supplier of time-aware Ethernet networking solutions. SoCe is pioneer in developing a portfolio of IP cores and end-devices that implement these technologies for critical systems.
For more information, please contact us at: info@soc-e.com
|
Related News
- Fraunhofer IPMS presents a scalable TSN multiport switch at the TSN/A conference
- SoC-e Announces New Release of Managed Ethernet Switch (MES) IP Core Supporting DLR for Ethernet/IP
- SoC-e releases Multiport Time Sensitive Networking (TSN) IP Core
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed by MegaChips for Automotive Ethernet TSN Switch Chip
- CAST Introduces Ultra-Low Latency TSN Ethernet Switch IP Core
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |