New Siemens Aprisa IC place-and-route software version targets faster time-to-market with performance improvements
Plano, TX, USA -- October 12, 2021 -- Siemens Digital Industries Software today announced that the latest release of its Aprisa™ physical design solution is now available. Aprisa 21.R1 has achieved major performance and technology advancements, including dramatic improvements in both runtime and memory footprint reductions. For customers, these enhancements can translate to lower design costs and faster time-to-market.
The technology advancements available in Aprisa 21.R1 demonstrate Siemens’ commitment to delivering best-in-class physical design Integrated Circuit (IC) solutions to its Electronic Design Automation (EDA) customers. Since completing the acquisition of the Aprisa portfolio in December 2020, Siemens has more than doubled the Aprisa R&D team as part of a substantial investment in the Aprisa technology portfolio.
The latest release of Aprisa targets advanced technology nodes and includes the following milestones and highlights:
- Average full-flow runtime reduction of 30 percent compared to the previous release, and up to 2X faster runtimes for larger, more challenging designs.
- Enhancements to all major place-and-route engines, from placement optimization to clock tree synthesis (CTS) optimization, route optimization and timing analysis. The benefits of these performance enhancements can be observed on almost all IC designs, and especially on large designs with complicated multi-corner multi-mode (MCMM) features. On these challenging designs, Aprisa has proven to run up to 2X faster than the previous generation.
- Up to 60 percent memory footprint reduction; Aprisa has reduced, on average, 30 percent full-flow peak memory usage for large designs, and up to 60 percent for complex designs, compared to the previous generation. This greater efficiency enables even larger designs with complicated MCMM to be completed on servers with less available RAM.
- 6nm/5nm/4nm design enablement. Siemens has collaborated closely with leading foundries to enable Aprisa for advanced nodes. Aprisa is fully certified for 6nm processes, and Siemens has implemented all required design rules and features for the design enablement of 5nm and 4nm nodes. Final certifications, in collaboration with the world’s leading foundry partners, are in progress.
- Extended support for multi-power domain (MPD). The extended functionalities greatly increase the flexibility and completeness of MPD support, which is critical for extreme low-power designs.
“This new release reconfirms Siemens’ commitment to providing truly world class physical design technology to our EDA customers,” said Inki Hong, division director of the Aprisa product line for Siemens Digital Industries Software. “With Aprisa 21.R1, our customers can work more efficiently with larger and more challenging designs than ever before.”
Siemens Digital Industries Software is driving transformation to enable a digital enterprise where engineering, manufacturing and electronics design meet tomorrow. The Xcelerator portfolio helps companies of all sizes create and leverage digital twins that provide organizations with new insights, opportunities and levels of automation to drive innovation. For more information on Siemens Digital Industries Software products and services, visit www.sw.siemens.com or follow us on LinkedIn, Twitter, Facebook and Instagram. Siemens Digital Industries Software – Where today meets tomorrow.
|
Related News
- Siemens' Aprisa place-and-route solution now certified for GlobalFoundries' 22FDX platform
- Siemens qualifies industry-leading IC design solutions for Intel Foundry processes
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Siemens advances intelligent custom IC verification platform with new, AI-powered Solido Design Environment
- Siemens expand collaboration with AWS to help IC and electronics design customers accelerate innovation
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |