Universal Chiplet Interconnect Express (UCIe 1.0) Controller
DDR5 Ecosystem Ramps Up
By Gary Hilson, EETimes (November 1, 2021)
Like all iterations of DRAM, DDR5 will need an ecosystem of supporting technologies for it to become dominant, even as advanced workloads drive memory bandwidth requirements.
Rambus Incorporated is already laying the groundwork for DDR5 implementations more than a year away. The company recently announced it is sampling its 5600 MT/s 2nd-generation DDR5 registering clock drivers (RCD) to the major DDR5 memory module (RDIMM) suppliers. John Eble, vice president of product marketing for memory interface chips, said it will be several years before systems will be hitting the market. However, supporting technologies such as its RCD need to be evaluated and qualified by customers now so the ecosystem is ready to provide the bandwidth and capacity that will be required in next-generation data centers.
A DDR5 RCD along with data buffers (DB) are used in DDR5 Registered DIMMs (RDIMMs) and DDR5 Load Reduced DIMMs (LRDIMMs) to deliver higher bandwidth, performance, and capacity when compared to unbuffered DIMMs. RDIMMS, and LRDIMMs to reduce load on the CPU and improve the signal integrity of the command/address bus. The role of the RCD is as a key control plane chip which distributes Command/Address signals and clock to the DRAM devices on the DIMM. Rambus’ RCD can support DDR5 LRDIMMs when paired with 10n DB chips per module and reduces the effective load on the data bus to enable higher-capacity DRAMs on the module without reducing latency.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Rambus Advances Data Center Server Performance with Industry-First Gen4 DDR5 RCD
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- Rambus Expands Portfolio of DDR5 Memory Interface Chips for Data Centers and PCs
- Global Semiconductor Sales, Units Shipped Reach All-Time Highs in 2021 as Industry Ramps Up Production Amid Shortage
- Rambus Advances Server Memory Performance with the Industry's First 5600 MT/s DDR5 Registering Clock Driver
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India