English
Embedded FPGA (eFPGA) technology: Past, present, and future
By Majeed Ahmad, EDN (November 3, 2021)
The time for embedded FPGA (eFPGA) has finally come, and that’s evident from its reach in chips serving wireless infrastructure, artificial intelligence (AI), smart storage, and even cost-sensitive microcontrollers. As a system on chip (SoC) subsystem—just like a CPU or DSP—it dynamically reconfigures the hardware logic with sizes ranging from 1,000 to 500,000 look-up tables (LUTs).
For a vantage point on this emerging programmable technology, EDN spoke to Andy Jaros, VP of IP sales, marketing and solution architecture at Flex Logix Technologies. Flex Logix, founded in 2014 as an IP company, claims to provide high-density FPGA fabric to facilitate logic reconfigurability without requiring design engineers to carry out herculean work.
We started the discussion by asking Jaros about the origins of this technology. Jaros is a semiconductor industry veteran with a career path that spans from Arm and ARC to Motorola and Synopsys.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA
- Socionext Licenses Flex Logix's Embedded FPGA (eFPGA) for 5G Wireless Base Station Platform
- Flex Logix And The Air Force Research Laboratory Sign A Broad License To Use EFLX Embedded FPGA IP In GLOBALFOUNDRIES' 12LP And 12LP+ Processes
- Global Unichip Corporation and Flex Logix Achieve First-Time Working Silicon on Joint ASIC Development Using EFLX Embedded FPGA (eFPGA) IP
- Synapse Design and Flex Logix Tape Out Mutual Customer ASIC on a New Process in Less Than a Year Using Embedded FPGA (eFPGA) Technology
Breaking News
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?