Platform for SOC design
![]() |
Platform for SOC design
By David Larner, Embedded Systems
August 14, 2001 (10:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010814S0023
Mentor Graphics claims to have the semiconductor design industry's first environment for rapidly creating, configuring and verifying platform-based, system-on-chip (SoC) designs. The Platform Express environment enables design teams to build and configure a platform core and its corresponding peripherals and software in a virtual prototype. Simultaneously, Platform Express generates a custom verification environment to verify interfaces in the portion of the design surrounding the embedded processor and its attached peripherals. Platform Express allows drag and drop design of available processors, memories and peripherals automatically creating the necessary connections between components, depending on a selection of standard buses, including AMBA and VCI. Platform Express includes a memory map display that automatically displays address space use. Mentor Graphics is collaborating with leading semiconductor firms to provide Platform Express desi gn kits for popular SoC Platforms. The first platform developers include Oki and Altera.
Related News
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- Faraday Adds QuickLogic eFPGA to FlashKit-22RRAM SoC for IoT Edge
- Exostiv Labs Unveils AMD Versal Adaptive SoC Device Support for Exostiv and Exostiv Blade Platforms
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
Breaking News
- PQSecure Partners with Menta SAS to Demonstrate Leakage-Resistant PQC IPs on eFPGA Fabric
- VESA Releases Compliance Test Specification Model for DisplayPort Automotive Extensions Standard
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
Most Popular
- Numem Appoints Former Intel Executives to Leadership Team
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Agile Analog appoints CEO to drive growth
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |