Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
CEO interview: Minima's Tuomas Hollman on why static timing sign-off is over
By Peter Clarke, eeNews Analog (November 25, 2021)
Tuomas Hollman became CEO of Finnish near-threshold voltage pioneer Minima Processor Oy in May 2019 and since then he has been preparing the startup for growth.
We asked Hollman to tell us how the company would be using its recently announced European funding (see Europe invests €227m directly in tech startups) and he shared his opinion on why circuit design has to change. He said: "Static timing sign-off is over."
Minima Processors was founded in 2016 following a resurgence of interest in sub- and near-threshold voltage operation of circuits. Transistor power consumption is related to the square of the voltage of operation so reducing the voltage produces a square-law benefit. The disadvantage is that signal transitions are slowed and therefore in clocked digital logic the maximum clock frequency has to be reduced. It's a trade-off but one that often produces an overall benefit and this has been exploited in specialist circuits, such as in electronic watch circuits, since the 1970s.
However, the devil is in the detail and in the fabless-foundry world transistor and standard cell models are usually only characterized at well above threshold voltage. This makes the route to market for fabless chip companies more complex in terms of risk than conventional design using standard cells and IP cores, as given.
|
Minima Processor Hot IP
Related News
- Minima Processor names Semiconductor Veteran Tuomas Hollman as CEO
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO Interview: Charlie Janac of Arteris -- "Pick a Viable Path, Don't Give Up"
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- CEO Interview: Intrinsic ID's Pim Tuyls on Embedded Security
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |