Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Arasan Chip Systems announces Immediate availability of MIPI I3C PHY I/O IP
SAN JOSE, Calif., Nov. 30, 2021 — Arasan Chip Systems, the leading provider of Total IPTM solutions for today’s Systems on a Chip (SoC) market announces the immediate availability of Arasan’s MIPI I3CⓇ PHY I/O IP, in compliance with MIPI I3CⓇ specifications v1.1. Arasan’s MIPI I3CⓇ PHY IP is part of Arasan’s Total IPTM Solution for MIPI I3CⓇ v1.1. Arasan’s 2-wire MIPI I3CⓇ PHY I/O consolidates the features of I2C and SPI leading to an overall low pin count, shorter signal path, simplified design, and reduced power and cost. It operates in sync with the IP core’s clock rates up to 12.5 MHz and provides options for higher performance and high data rates.
Arasan’s MIPI I3CⓇ Total IP solution is a seamless integration of MIPI I3CⓇ controller, MIPI I3CⓇ PHY I/O, and MIPI I3CⓇ software stack. Arasan’s MIPI I3CⓇ Total IP solution is a simplified, backward compatible with I2C, scalable, and cost-effective interface. In the fast-growing sensor market, Arasan’s MIPI I3CⓇ Total IPTM solution along with Arasan’s Total IP solution for MIPI CSI-2 and MIPI DSI-2 enables developers in the Automotive, Mobile, and IoT industries with a complete image sensor and display interface solution. Arasan’s MIPI I3CⓇ host controller interface features power-efficient operations that help in maximizing the battery life which is ideal for the mobile industry.
Arasan’s MIPI I3CⓇ Total IPTM solution is silicon-proven and has passed multiple interoperability tests organized by the MIPI Association.
Arasan’s MIPI I3CⓇ PHY I/O IP is available for FinFET process nodes that also support 1.8V/1.2 +/-10% supply for IOs and 0.8V +/-10% supply for the core.
https://www.arasan.com/products/mipi/i3c/
About Arasan
Arasan Chip Systems, a contributing member of the MIPI Association since 2005 is a leading provider of IP for mobile storage and mobile connectivity interfaces with over a billion chips shipped with our MIPI IP. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK, and Software. Arasan has a focused product portfolio targeting mobile SoCs. The term Mobile has evolved over our two-decade history to include all things mobile – starting with PDA’s in the mid 90’s to today’s Automobiles, Drones, and IoT. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoCs.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- Arasan Chip Systems Announces Immediate Availability of MIPI I3C HDK
- Arasan Announces immediate availability of its SUREBOOT™ Total xSPI PHY IP
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
- Arasan announces the immediate availability of its MIPI D-PHY IP as Tx Only or Rx Only for the GlobalFoundries 12nm FinFET process node
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |