NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
BEAVERTON, Ore.-- February 10, 2022 --The CXL™ Consortium, an industry standards body dedicated to advancing Compute Express Link™ (CXL™), today announced the acceptance of Gen-Z Consortium’s assets and the Gen-Z specification. Under the terms of the agreement it signed with the Gen-Z Consortium, the CXL Consortium will post the Gen-Z specification as an archive on CXL Consortium’s public website for five years. Upon completion of the asset transfer, the Gen-Z Consortium will begin finalizing operations.
“We are excited about the future of the computing industry with industry-leading companies focused on developing a single specification to advance interconnect technology,” said Hiren Patel, president, Gen-Z Consortium. “By consolidating all technology assets within a single organization, our member companies can dedicate resources to one industry organization and eliminate the risk of duplicated efforts moving forward. The Gen-Z Consortium leadership extends its gratitude to its members for helping to drive the industry ecosystem to achieve our original mission and goals.”
“The consortia have been working together since the inception of the CXL Consortium to define bridging between the protocols,” said Jim Pappas, chairman, CXL Consortium. “We look forward to welcoming Gen-Z members into the CXL Consortium to continue to advance the computing industry.”
About the CXL™ Consortium
The CXL Consortium is an industry standards body dedicated to advancing Compute Express Link™ (CXL™) technology. CXL is a high-speed interconnect offering coherency and memory semantics using high-bandwidth, low-latency connectivity between the host processor and devices such as accelerators, memory buffers, and smart I/O devices. For more information or to join, visit www.computeexpresslink.org.
|
Related News
- CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
- CXL Consortium and Gen-Z Consortium Announce MOU Agreement
- Consortium led by Crosshill Oy signs defense technology development agreement for F-35 Program with Lockheed Martin
- CXL™ Consortium and JEDEC® Sign MOU Agreement to Advance DRAM and Persistent Memory Technology
- OpenFabrics Alliance (OFA) and Gen-Z Consortium Announce MoU Agreement
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |