PowerVR Neural Network Accelerator - The ultimate solution for high-end neural networks acceleration
CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
BEAVERTON, Ore.-- February 10, 2022 --The CXL™ Consortium, an industry standards body dedicated to advancing Compute Express Link™ (CXL™), today announced the acceptance of Gen-Z Consortium’s assets and the Gen-Z specification. Under the terms of the agreement it signed with the Gen-Z Consortium, the CXL Consortium will post the Gen-Z specification as an archive on CXL Consortium’s public website for five years. Upon completion of the asset transfer, the Gen-Z Consortium will begin finalizing operations.
“We are excited about the future of the computing industry with industry-leading companies focused on developing a single specification to advance interconnect technology,” said Hiren Patel, president, Gen-Z Consortium. “By consolidating all technology assets within a single organization, our member companies can dedicate resources to one industry organization and eliminate the risk of duplicated efforts moving forward. The Gen-Z Consortium leadership extends its gratitude to its members for helping to drive the industry ecosystem to achieve our original mission and goals.”
Ad |
Compute Express Link (CXL) 2.0 Controller ![]() Gen-Z Physical Layer for PCIe IP Core ![]() DesignWare CXL 2.0 Controller IP ![]() |
“The consortia have been working together since the inception of the CXL Consortium to define bridging between the protocols,” said Jim Pappas, chairman, CXL Consortium. “We look forward to welcoming Gen-Z members into the CXL Consortium to continue to advance the computing industry.”
About the CXL™ Consortium
The CXL Consortium is an industry standards body dedicated to advancing Compute Express Link™ (CXL™) technology. CXL is a high-speed interconnect offering coherency and memory semantics using high-bandwidth, low-latency connectivity between the host processor and devices such as accelerators, memory buffers, and smart I/O devices. For more information or to join, visit www.computeexpresslink.org.
|
Related News
- CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
- CXL Consortium and Gen-Z Consortium Announce MOU Agreement
- CXL™ Consortium and JEDEC® Sign MOU Agreement to Advance DRAM and Persistent Memory Technology
- OpenFabrics Alliance (OFA) and Gen-Z Consortium Announce MoU Agreement
- ChipX Purchases OKI's U.S. ASIC Business Assets and Signs Business Collaboration Agreement
Breaking News
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs
- The game-changing addition of intoPIX JPEG XS codec by Providius heralds a new era of IP media analysis
- Xiphera extends its Transport Layer Security product family
Most Popular
- Intel Foundry Services Ushers in a New Era
- Nanusens announces that it can now create ASICs with embedded sensors
- MIPS Leverages Siemens' Veloce proFPGA platform to Implement and Make Available Capabilities of its New High-Performance eVocore P8700 RISC-V Multiprocessor
- New Arm Total Compute Solutions enable a mobile future built on Arm
- U.S. Government Accredits GlobalFoundries to Manufacture Trusted Semiconductors at New York Facility
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |