Rapid Silicon Chooses Verific's Industry-Standard Parser Platform
Parser Platform to Serve as Front End to Rapid Silicon’s Integrated Design Environment
ALAMEDA, CALIF. –– February 21, 2022 –– Verific Design Automation, the leading provider of SystemVerilog, Verilog, VHDL and UPF Parser Platforms, today announced Rapid Silicon, a provider of AI-enabled application-specific FPGAs based on open-source technology, is the newest licensee of its Parser Platform.
Rapid Silicon is quickly building a reputation as the leader of domain-specific, power-, performance- and area-optimized FPGAs for diverse target applications using an open-source methodology and proprietary AI technology to enable a fast and seamless design-to-silicon experience. It will use the Verific Parser Platform including SystemVerilog, VHDL and elaborators for both to serve as the front end to Rapid Silicon’s integrated design environment.
“Verific’s parser platform has the well-earned status of industry standard,” says Pierre-Emmanuel Gaillardon, CTO of Rapid Silicon. “All of the accolades about Verific are valid, a result of its robust, quality software through years of development and user experience and exceptional customer support. It’s a pleasure to work with Verific.”
“Rapid Silicon’s aims to set the standard for FPGAs and FPGA SoCs by building the largest independent AI-enabled FPGA company,” adds Michiel Ligthart, Verific’s president and COO. “We take pride in playing a role in helping to enable a fast and seamless design-to-silicon experience.”
Verific’s SystemVerilog, VHDL and universal power format (UPF) Parser Platforms are in production and development flows at semiconductor companies worldwide, from emerging companies to established Fortune 500 vendors. Applications range from analysis, simulation, formal verification and synthesis to hardware emulation and virtual prototyping, in-circuit debug and design for test. Verific distributes its Parser Platforms as C++ source code and compiles on all 32- and 64-bit Unix, Linux, Mac OS and Windows operating systems.
About Verific Design Automation
Verific Design Automation is the leading provider of SystemVerilog, Verilog, VHDL and UPF Parser Platforms that enable project groups to develop advanced electronic design automation (EDA) products quickly and cost effective worldwide. With offices in Alameda, Calif., and Kolkata, India, Verific has shipped more than 60,000 copies of its software used worldwide by the EDA and semiconductor industry since it was founded in 1999.
|
Related News
- So-ADE Unveils Debugger for Use with Verific Design Automation's SystemVerilog, VHDL, UPF Parser Platforms
- Deutschmann Automation selects Innovasic Semiconductor's RapID Platform for their Profinet Connectivity Solution
- Artisan Components' Industry-Standard Design Platform Adopted By Jazz Semiconductor For Advanced Communications Process Technologies
- Artisan Components' Industry-Standard 0.10-Micron Design Platform Now Available For Free Download
- SiMa.ai Achieves First Silicon Success with Synopsys Solutions, Launching the Industry's Most Power-Efficient MLSoC Platform for the Embedded Edge
Breaking News
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- GreenWaves Technologies announces a €20M financing
- Xfuse, LLC Phoenix ISP Now Available as a Download for AMD Kria KV260 Vision AI Starter Kit
- UMC and Cadence Collaborate on 3D-IC Hybrid Bonding Reference Flow
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
Most Popular
- Intel kills its RISC-V Pathfinder development kit programme
- Faraday Announces Multi-site Manufacturing Support in ASIC
- Weebit Nano nears productisation, negotiating initial customer agreements
- EU Parliament Adopts Position on Chips Act
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |