San Diego's PTSC seeks money for patented variable clocks with MPUs
![]() |
San Diego's PTSC seeks money for patented variable clocks with MPUs
By Semiconductor Business News
August 3, 2001 (4:36 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010803S0076
SAN DIEGO -- Embedded microprocessor technology developer Patriot Scientific Corp. today announced plans to begin collecting licensing fees for patented systems and methods that use variable-speed clocks with processors. The publicly-traded San Diego company said several of its patents are now being used by a "significant number" of developers in microprocessor and digital signal processor markets. The company's patented approach to variable-speed clocks and processors is called "JUICEtechnology." "On behalf of PTSC, we are just beginning to license JUICEtechnology and are inviting device manufactures and users of embedded processors to work with us to enhance, under appropriate licenses, the value of their products, which incorporate this critical technology," said R.G. Blum, chairman and chief executive officer of Patriot Scientific. He said a legal search of the marketplace showed that many companies have incorporated features, "which app ear to fall within the scope of PTSC's rights." "The development of these intellectual property strategies is being coordinated with the advice of our outside counsel Knobbe, Martens, Olson and Bear, LLP," Blum said. PTSC did not say how many companies would be contacted for licensing negotiations or how much money it was seeking for access to the patents.
Related News
- Algotronix to demonstrate its DesignTag Electronic IP labelling technology at the 44th DAC in San Diego
- CoWare to Showcase its ESL Design Solutions at Upcoming Design Automation Conference, June 7-11 in San Diego
- Toshiba Expands SOC Design Support Network with Opening of San Diego Design Center
- Moortec to show off its advances in PVT monitoring for 40nm, 28nm, 16nm, 12nm and 7nm at ARM TechCon in San Jose
- Moortec will be exhibiting their In-Chip Monitoring Subsystem IP at DAC 2018 in San Francisco
Breaking News
- Rambus and GLOBALFOUNDRIES to Deliver High-Speed SerDes on 22FDX for Communications and 5G Applications
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
- GLOBALFOUNDRIES Crosses Billion-Dollar Design Win Threshold with 8SW RF SOI Technology
- Cadence Tools and IP Optimized for New Arm Neoverse N1 Platform to Advance the Cloud-to-Edge Infrastructure Market
- Arm announces Neoverse N1 platform & Neoverse E1 platform built for cloud to edge infrastructure
Most Popular
- Moving AI Processing to the Edge Will Shake Up the Semiconductor Industry
- Globalfoundries sees success for its diversification strategy
- Can MIPS Leapfrog RISC-V?
- GLOBALFOUNDRIES and Dolphin Integration to Deliver Differentiated FD-SOI Adaptive Body Bias Solutions for 5G, IoT and Automotive Applications
- Arm announces Neoverse N1 platform & Neoverse E1 platform built for cloud to edge infrastructure
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |