OIF Releases Common Electrical I/O 5.0 Implementation Agreement
FREMONT, Calif., June 8, 2022 — OIF, where the optical networking industry’s interoperability work gets done, has published a new Implementation Agreement (IA) for Common Electrical I/O (CEI) 5.0 specifying the next generation of 112Gb/s electrical interconnects. The IA specifies transmitter, receiver and channel requirements associated with Extra Short Reach (XSR), Medium Reach (MR) and Long Reach (LR) interfaces for multi-chip-module, chip-to-chip, and high-speed backplane applications.
“This IA marks a new generation of specifications for 112G interfaces,” said Klaus-Holger Otto, Nokia and OIF Technical Committee Chair. “It is a continuation of OIF’s proud history of adding next-generation data rates that enable broad interconnect solutions and are critical building blocks for several industry standards and platforms.”
“These new data rate specifications will enable applications including backplane, chip-to-chip, and die-to-die interfaces within a package,” said David Stauffer, Kandou Bus and Chair of OIF’s Physical and Link Layer (PLL) Working Group. “And, it enables multiple applications, such as co-packaged optics. Definitions of interfaces within co-packaged die are unique to this IA and OIF’s work.”
About OIF
OIF is where the optical networking industry’s interoperability work gets done. Building on nearly 25 years of effecting forward change in the industry, OIF represents the dynamic ecosystem of 130+ industry leading network operators, system vendors, component vendors and test equipment vendors collaborating to develop interoperable electrical, optical and control solutions that directly impact the industry’s ecosystem and facilitate global connectivity in the open network world. Connect with OIF at http://www.oiforum.com.
|
Related News
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
- DFI Group Releases Initial Version of the DFI 5.0 Specification for High-Speed Memory Controller and PHY Interface
- Marvell Releases New ARMADA Hyperscale Virtual SoC Families Featuring the ARM Cortex-A72 CPU with Advanced Networking and I/O Support
Breaking News
- Worldwide Silicon Wafer Shipments and Revenue Set New Records in 2022, SEMI Reports
- AI-designed Chips Reach Scale with First 100 Commercial Tape-outs Using Synopsys Technology
- Arm Q3 FY22 financial results
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |