Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
OIF Releases Common Electrical I/O 5.0 Implementation Agreement
FREMONT, Calif., June 8, 2022 — OIF, where the optical networking industry’s interoperability work gets done, has published a new Implementation Agreement (IA) for Common Electrical I/O (CEI) 5.0 specifying the next generation of 112Gb/s electrical interconnects. The IA specifies transmitter, receiver and channel requirements associated with Extra Short Reach (XSR), Medium Reach (MR) and Long Reach (LR) interfaces for multi-chip-module, chip-to-chip, and high-speed backplane applications.
“This IA marks a new generation of specifications for 112G interfaces,” said Klaus-Holger Otto, Nokia and OIF Technical Committee Chair. “It is a continuation of OIF’s proud history of adding next-generation data rates that enable broad interconnect solutions and are critical building blocks for several industry standards and platforms.”
“These new data rate specifications will enable applications including backplane, chip-to-chip, and die-to-die interfaces within a package,” said David Stauffer, Kandou Bus and Chair of OIF’s Physical and Link Layer (PLL) Working Group. “And, it enables multiple applications, such as co-packaged optics. Definitions of interfaces within co-packaged die are unique to this IA and OIF’s work.”
About OIF
OIF is where the optical networking industry’s interoperability work gets done. Building on nearly 25 years of effecting forward change in the industry, OIF represents the dynamic ecosystem of 130+ industry leading network operators, system vendors, component vendors and test equipment vendors collaborating to develop interoperable electrical, optical and control solutions that directly impact the industry’s ecosystem and facilitate global connectivity in the open network world. Connect with OIF at http://www.oiforum.com.
|
Related News
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- OIF Unveils CEI-112G-XSR+-PAM4 Extended Extra Short Reach Implementation Agreement, Paving the Way for Advanced Interconnectivity
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |