RISC-V processor with vector extension certified for ISO 26262 ASIL D ready
Creonic Introduces Microchip FPGAs as Supported Technologies
Kaiserslautern, Germany, July 11, 2022 – Creonic GmbH, the market leader in IP cores for satellite communications, today announced general support for Microchip FPGAs. IP cores can now be provided for low-power families such as PolarFire® and IGLOO® 2, SoC FPGAs like PolarFire SoC and SmartFusion® 2 SoC and furthermore radiation-tolerant devices such as RT PolarFire and RTG4™.
In particular in space applications, low-power and radiation-tolerant FPGAs are very popular. As such, Microchip FPGAs are widely adopted in this domain. Based on customer demand, Creonic introduced the Microchip tool flow with the Libero® SoC Design Suite, being able to deliver a good deal of its portfolio for the Microchip FPGA ecosystem. Where needed, features like Error Detection and Correction (EDAC) of the built-in SRAM-based RAM blocks are exploited.
Customers benefit from access to the broad IP core portfolio covering standards like CCSDS, DVB-S2/DVB-S2X and DVB-RCS2. These are first choice for satellite communication and further near-earth or deep-space applications. Forward Error Correction (FEC) algorithms covered are Turbo, LDPC, Polar, RS, BCH, and convolutional coding.
About Creonic GmbH
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Functional Safety Certification Packages for Microchip FPGAs Speed Time to Market
- CAES Introduces Family of Radiation Hardened NOR Flash Memories for Space FPGAs
- Mid-Range FPGAs Reach the Next Power and Performance Milestone for Edge Compute Systems
- Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs
- Aldec Introduces End-to-end HW/SW Co-verification for Xilinx Zynq SoC FPGAs at Embedded World 2017
Breaking News
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- U.S. Government Awards GlobalFoundries New $3.1 Billion, 10-Year Contract for Secure Chip Manufacturing
- Global 200mm Fabs to Reach Record High Capacity by 2026, SEMI Reports
- CEVA, Inc. Appoints Iri Trashanski as Chief Strategy Officer
- BrainChip Engages VVDN to Deliver Industry's First Commercial Edge Box Based on Neuromorphic Technology
Most Popular
- Cadence to Acquire Intrinsix Corporation from CEVA
- Panmesia Raises $12.5 Million in Seed Funding with a Valuation Exceeding $81.4 Million in the CXL Semiconductor Arena
- ADTechnology and BOS Semiconductor Collaborate to develop 5nm automotive semiconductors
- OPENEDGES and VisioNexT Shapes the Future of Vision AI SoCs
- Driving Europe's Chip Renaissance: TSMC's Vision with ESMC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |