CXL™ Consortium and JEDEC® Sign MOU Agreement to Advance DRAM and Persistent Memory Technology
Leading standards organizations form a joint Work Group to exchange information, align future efforts, and reduce overlap between the two technologies
ARLINGTON, Va.-- August 25, 2022 --JEDEC Solid State Technology Association and Compute Express Link™(CXL™) Consortium today announced the signing of a Memorandum of Understanding (MOU) to formalize collaboration between the two organizations. The agreement outlines the formation of a joint work group to provide a forum that facilitates communication and sharing of information, requirements, recommendations and requests with the intent that this exchange of information will help standards developed by each organization augment one another.
“The MOU between JEDEC and CXL Consortium will establish a framework for ongoing communication to align future efforts between the two organizations. The joint work group will collaborate on useful solutions for form factors, management, security, and DRAM and other memory technologies,” said Siamak Tavallaei, CXL Consortium President.
“With support from dozens of industry-leading companies, this cooperation will assist both organizations in optimizing the development of our own respective standards and will support JEDEC in its current focus on creating select standards targeted for CXL-attached memory modules and components,” said Mian Quddus, JEDEC Chairman.
To participate in the joint Work Group, a company must be at the membership level of both organizations that binds them to the respective IPR policies. To join the CXL Consortium, visit https://www.computeexpresslink.org/join. To join JEDEC, visit https://www.jedec.org/join-jedec.
About the CXL™ Consortium
The CXL Consortium is an industry standards body dedicated to advancing Compute Express Link™ (CXL™) technology. CXL is a high-speed interconnect offering coherency and memory semantics using high-bandwidth, low-latency connectivity between the host processor and devices such as accelerators, memory buffers, and smart I/O devices. For more information or to join, visit www.computeexpresslink.org.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 340 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit www.jedec.org.
|
Related News
- CXL Consortium and Gen-Z Consortium Announce MOU Agreement
- WiLAN and Several Subsidiaries Sign Comprehensive Semiconductor License Agreement with SK hynix
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Specifications to CXL
- CXL Consortium Signs Agreement with Gen-Z Consortium to Accept Transfer of Gen-Z Specifications and Assets
Breaking News
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- U.S. Government Awards GlobalFoundries New $3.1 Billion, 10-Year Contract for Secure Chip Manufacturing
- Global 200mm Fabs to Reach Record High Capacity by 2026, SEMI Reports
- CEVA, Inc. Appoints Iri Trashanski as Chief Strategy Officer
- BrainChip Engages VVDN to Deliver Industry's First Commercial Edge Box Based on Neuromorphic Technology
Most Popular
- Cadence to Acquire Intrinsix Corporation from CEVA
- Panmesia Raises $12.5 Million in Seed Funding with a Valuation Exceeding $81.4 Million in the CXL Semiconductor Arena
- ADTechnology and BOS Semiconductor Collaborate to develop 5nm automotive semiconductors
- OPENEDGES and VisioNexT Shapes the Future of Vision AI SoCs
- Driving Europe's Chip Renaissance: TSMC's Vision with ESMC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |