Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Allegro DVT Partners with SiMa.ai to Optimize Power Efficiency for Embedded Edge Applications
August 31, 2022 -- Allegro DVT, the leading provider of video compression and decompression semiconductor IP solutions, today announced that SiMa.ai™, the machine learning company enabling effortless deployment at the embedded edge, has integrated Allegro’s high performance video Encoding and Decoding IPs into its Machine Learning System on a Chip (MLSoC) Platform.
SiMa.ai’s purpose-built software and hardware MLSoC Platform, which is available to customers now, is designed to address any computer vision application while delivering 10x better performance per watt with a push-button experience. Seamless power optimization is critical for computer vision applications at the edge. With Allegro DVT’s Encoder and Decoder IPs, SiMa.ai’s customers can achieve high performance with low power without compromising efficiency or ease of use across markets such as smart vision, robotics, industry 4.0, healthcare, government among others.
“When developing our MLSoC Platform, we wanted a partner with the right technology that could meet the machine learning needs of our customers,” said Srivi Dhruvanarayan, VP Hardware Engineering, SiMa.ai. “We required high performance digital video technology and selected Allegro DVT because it offers the best quality digital video compression solution for ultimate performance at the lowest power. Together, we are delivering a comprehensive documentation and software package for easier integration at the edge.”
Nathalie Brault, COO of Allegro DVT added, “This is an important collaboration for the industry because it combines two cutting edge platforms in our video IPs and SiMa.ai’s MLSoC Platform to deliver best-in-class ML processing at the edge. We are looking forward to being a part of transforming the embedded edge market with SiMa.ai and giving customers the highest power efficiency at their fingertips.”
For more information, contact us.
|
Allegro DVT Hot IP
Related News
- SiMa.ai Partners with GUC to Accelerate Time to Market for Industry's First Purpose-Built Machine Learning Platform for the Embedded Edge
- Arteris Collaborates with SiMa.ai to Optimize ML Implementation With Efficient Topology Interconnect IP for the Embedded Edge
- SiMa.ai Achieves First Silicon Success with Synopsys Solutions, Launching the Industry's Most Power-Efficient MLSoC Platform for the Embedded Edge
- SiMa.ai Ships First Industry Leading Purpose-built Machine Learning SoC Platform to Customers for Embedded Edge Applications
- SiMa.ai Adopts Arm Technology to Deliver a Purpose-built Heterogeneous Machine Learning Compute Platform for the Embedded Edge
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |