Menta SAS is exhibiting at DVCon India 2022 and will offer a Technical Workshop
The only eFPGA Soft IP in the industry, fully customizable, for hardware reconfiguration in the field
Sept. 01, 2022 – Menta SAS will attend the DVCon event in India for the first time, the 7th edition of the Design and Verification Conference planned from 5-6th September 2022 as a live conference. Menta will also offer during this event a Technical Workshop on its unique eFPGA solutions.
Menta eFPGA Soft IPs offer SoC, ASIC and sensor designers the ability to evolve their chips over time and in the field for applications such as security/cryptography, artificial intelligence (AI), motor control and telecommunications.
Menta products are used worldwide by Companies serving the defense, space, internet of things, industrial, 5G and automotive markets.
Embedded FPGA IPs are offered today by fewer than 5 companies in the world, and Menta breakthrough technology is the most flexible and adaptive, positioning Menta as the European and global leader in that space.
Menta's design-adaptive standard cells-based architecture and state-of-the-art tool set offer the highest degree of design customization, ease of use, best-in-class testability, and fastest time-to-volume for SoC design targeting any production node at any foundry.
Adaptability, flexibility and security are the key advantages of Menta eFPGA solutions.
In addition, Menta will present its platform resulting from its close collaboration with Everspin Technologies and demonstrating a standalone FPGA built with Menta eFPGA IP using Everspin EMxxLX STT-MRAM for hardware reconfiguration at incredible speeds.
Click here to learn more about Menta
|
Related News
- Agnisys to Showcase Expertise at DVCon US with Exclusive Short Workshop and Tutorial Sessions
- DVCon India 2023 | Keynote: "Journeying Beyond AI: Unleashing the Art of Verification" by Sivakumar P R, Founder & CEO, Maven Silicon
- RISC-V Sees Significant Growth and Technical Progress in 2022 with Billions of RISC-V Cores in Market
- SmartDV to Demonstrate TileLink Verification IP for RISC-V Based Systems, Smart ViPDebug Protocol Debugger at DVCon India
- Truechip at DVCON India 2017
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |