Barcelona Design Achieves Milestone at 0.13 um Technology Node
Update: Barcelona has been bought by Synopsys
Newark, Calif., April 14, 2003 - Barcelona Design Inc.,the leading supplier of analog synthesis and IP solutions , has achieved a major milestone in expanding its synthesizable analog IP offering. The company has successfully completed comprehensive qualification, including silicon testing, of PLLs generated by its Miro™ Class 0.13 um PLL engine and targeted to Taiwan Semiconductor Manufacturing Company's (TSMC) 0.13 um process.
In a related announcement, Barcelona stated that it has also extended the Miro™ PLL class to support the TSMC NexSys 90 nm process technology. In September 2002, the company announced its plan to develop products at the 90 nm technology node. Barcelona expects to release the production 90 nm Miro™ PLL engine to customers in mid-2003.
Barcelona has integrated three process geometries into its Miro™ class PLL engines in less than one year and has proven the technology through silicon results. The company has achieved 100% first-time silicon success for ten PLL's that were taped-out to TSMC's 0.18 um and 0.13 um processes over a period of three months. "We have proven that our technology to create analog IP is not only tremendously scalable but can also be rapidly and reliably ported to new geometries," said Peter Santos, vice president of Marketing and Business Development at Barcelona. "Our ability to validate a large number of optimized PLL's in silicon in a very short period of time on multiple processes is unprecedented in the industry and positions Barcelona to lead the long awaited revolution in analog circuit design."
The attainment of these milestones has increased the value of the Miro™ class in TSMC's IP partner program. "Barcelona's ability to rapidly generate and prove analog IP has been successfully demonstrated," said Genda Hu, vice president of Corporate Marketing at TSMC. "Barcelona's synthesizable solutions enable our customers to rapidly obtain full-custom optimal Analog IP for their SoC products."
About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry industry's largest portfolio of process-proven library, IP, design tools and reference flows. The company operates one advanced 300um wafer fab, five eight-inch fabs and one six-inch wafer fab. TSMC also has substantial capacity commitments at two joint venture fabs (Vanguard and SSMC) and at its wholly-owned subsidiary, WaferTech. In early 2001, TSMC became the first IC manufacturer to announce a 90-nanometer technology alignment program with its customers. TSMC's corporate headquarters are in Hsin-Chu, Taiwan. For more information about TSMC to http://www.tsmc.com.
About Barcelona Design, Inc.
Barcelona Design is the leading supplier of analog synthesis and IP solutions to semiconductor and systems companies worldwide. The company's solution consists of powerful design technology, analog intellectual property and services, and enables customers to create highly robust, product-specific analog circuits in hours rather than months. Barcelona's revolutionary synthesis technology significantly reduces design and ownership costs as well as time-to-market, and consistently improves return on IP assets for analog and mixed-signal circuits. Barcelona's solution is based on its revolutionary equation-based synthesis technology, which is radically different from the simulation-based and manual methods commonly used today. The company has proven its technology with working silicon on numerous foundry and proprietary processes, and its customer include companies like Analog Devices, MediaQ, Mitsubishi and ST Microelectronics. Barcelona was founded in 1999 and has secured financing from Sequoia Capital, Foundation Capital and Crosslink Capital. The firm is headquartered in Newark, CA. For more information please visit www.barcelonadesign.com.
|
Related News
- Faraday Introduces 533 MHz Embedded RISC CPU Core FA626 Using UMC 0.13 um Process
- Faraday's USB 2.0 OTG High Speed IP Core Silicon Proven on UMC's 0.13 um Technology
- Kawasaki Microelectronics Partners with CEVA To Add Fully Compliant 1.5Gbps Serial ATA Macro to its 0.13 um ASIC IP Portfolio
- Synopsys Achieves Industry First 0.13 Micron Certification
- Mentor Graphics Introduces its High-Speed USB-Certified PHY for Embedded Host Applications in the SMIC 0.13 micron Process
Breaking News
- Alphawave Semi Opens Pune Office, Continues Expansion into India
- SynSense closes USD$10m Pre-B+round to bring their ultra-low-power vision processing SOC "Speck™" to mass production
- Global Fab Equipment Spending on Track for 2024 Recovery After 2023 Slowdown, SEMI Reports
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- Andes Custom Extension™ (ACE) Supports AndesCore™ 45-Series Processors to Provide Flexible Acceleration
Most Popular
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- SoftBank and EdgeCortix Partner to Jointly Realize Low-latency and Highly Energy-efficient 5G Wireless Accelerators
- Andes Custom Extension™ (ACE) Supports AndesCore™ 45-Series Processors to Provide Flexible Acceleration
- CEO Interview: Ian Lankshear, EnSilica
- Renesas to Acquire Panthronics to Extend Connectivity Portfolio with Near-Field Communication Technology
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |