Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Eliyan eliminates silicon interposer to advance D2D chiplet connect for HPC
Nitin Dahad, embedded.com (November 25, 2022)
Eliyan’s chiplet interconnect technology enables connection of homogeneous & heterogenous architectures on a standard organic chip substrate.
Eliyan, a startup co-founded in 2021 by three experienced networking, connectivity, chip architecture and packaging serial entrepreneurs, recently announced details of its chiplet connectivity technology that claims to eliminate the need for advanced packaging like silicon interposers, with subsequent gains in bandwidth, power and latency for die-to-die connectivity in high-performance computing (HPC) applications.
The details were revealed as the company announced two milestones in the commercialization of its technology for multi-die chiplet integration – the successful tapeout of its technology on a TSMC 5nm process (with first silicon expected in the first quarter of 2023), and the completion of a series A $40 million funding round which includes strategic investment form Intel Capital and Micron Ventures.
The company said its design confirms Eliyan’s ability to achieve twice the bandwidth at less than half the power consumption of current interconnect methods and does so using a standard system-in-package (SIP) manufacturing and packaging process. The ability to implement chiplet-based systems in organic packages enables the creation of larger and higher performance solutions at considerably lower power and cost of materials. These factors provide major gains in sustainability.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation